Solid-State Imaging Apparatus Dynamic Frame Rate Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In digital cameras, the digital signal processor (DSP) may fail to complete processing within a predetermined period, such as one frame period, especially during heavy load or high-speed image data readout, leading to inadequate processing execution.

Innovation Solution

A solid-state imaging apparatus that includes an imaging section for acquiring image data and a control section which dynamically adjusts the time of image data readout based on the time required for Deep Neural Network (DNN) processing, allowing for flexible processing modes that prioritize accuracy or speed by altering the frame rate and image resolution.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If the DSP executes high-speed image data readout, then the readout speed is improved, but the processing completion within frame period cannot be guaranteed

Engineering Contradiction:
Improveimage data readout speedVSAvoidprocessing completion reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent implements dynamic adjustment of the imaging frame rate based on DSP processing status. The control section monitors whether the DSP has completed processing before the next image acquisition, and dynamically changes the frame rate accordingly. This resolves the contradiction by making the system adaptive: when DSP processing is slow, the frame rate is reduced to ensure processing completion, while allowing higher frame rates when processing is fast, thus achieving both high speed and reliable completion.

Inventive Principle:
Principle #15Dynamics

2Productivity

If the DSP executes heavy load processing, then the processing capability is improved, but the processing time exceeds the frame period

Engineering Contradiction:
Improveprocessing capabilityVSAvoidprocessing time
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The system dynamically adjusts the imaging frame rate based on the actual DSP processing load and completion status. When the DSP is handling heavy load processing, the control section reduces the frame rate to extend the time available for processing, ensuring completion within the frame period. This resolves the contradiction by allowing the system to maintain high processing capability while adapting the timing to match the actual processing speed, preventing time loss.

Inventive Principle:
Principle #15Dynamics

3Speed

If the frame rate is increased, then the image acquisition speed is improved, but the DSP processing cannot be completed within the frame period

Engineering Contradiction:
Improveimage acquisition speedVSAvoidprocessing duration
Core Design Contradiction:
SpeedVSDuration of action of moving object

Solution Approach 1:

The patent implements a feedback control mechanism where the control section monitors DSP processing completion status and dynamically adjusts the frame rate. When the frame rate is increased, the system checks whether the DSP can complete processing within the reduced time window. If not, the frame rate is automatically reduced to extend the processing duration, ensuring completion. This resolves the contradiction by making the frame rate adaptive to the actual processing requirements.

Inventive Principle:
Principle #15Dynamics

4Measurement precision

If the processing accuracy is prioritized, then the DNN processing quality is improved, but the processing time increases beyond the frame period

Engineering Contradiction:
Improveprocessing accuracyVSAvoidprocessing time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The system dynamically adjusts the frame rate based on processing completion status, allowing sufficient time for accurate DNN processing. When high accuracy is prioritized, the control section ensures the frame rate is low enough to allow complete processing within the frame period, preventing time loss. This resolves the contradiction by adapting the timing to match the processing requirements for accuracy while maintaining efficient operation.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS12108183B2Solid-state imaging apparatus
Publication Date: 2024.10.01 SONY SEMICON SOLUTIONS CORP
  • US12108183B2 patent drawing
  • US12108183B2 patent drawing
  • US12108183B2 patent drawing

AI summary

Provided is a solid-state imaging apparatus that includes an imaging section that acquires image data. The solid-state imaging apparatus further includes a control section that changes time of reading out the image data based on time of DNN processing on the image data and a result of the DNN processing on the image data.