i-MOSFET Gate Stack via Silicon Nitride Mediator
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The conventional germanium metal-oxide-semiconductor field-effect transistor (MOSFET) gate stack structure experiences interface defects due to lattice mismatch between germanium and silicon, leading to stress relaxation and interfacial instability, necessitating complex manufacturing processes and stringent thermal budgets.
Innovation Solution
A method involving the formation of a silicon nitride layer, a nanopillar structure with a silicon-germanium alloy layer, and a one-step thermal oxidation process to create a stable germanium/silicon dioxide/silicon-germanium gate stack structure, where germanium atoms penetrate the silicon nitride layer to form a silicon-germanium shell and a separating silicon dioxide layer, stabilizing the interface and reducing strain.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Length of moving object
If a germanium layer is grown on a silicon substrate to reduce device size, then the gate structure definition is improved, but lattice mismatch causes compressive strain and interfacial defects
Solution Approach 1:
A silicon nitride layer is introduced as an intermediary between the silicon substrate and germanium layer. This intermediate layer mediates the lattice mismatch and strain, preventing direct contact between incompatible materials and thereby reducing interfacial defects while enabling continued use of germanium for scaled gate structures.
Solution Approach 2:
The patent creates a composite structure consisting of silicon substrate, silicon nitride intermediate layer, and germanium layer. This multi-material composite approach combines the advantages of each material while mitigating their incompatibilities, allowing small device dimensions with high interface quality.
2Reliability
If additional germanium buffer layer and high-temperature annealing are applied to reduce misfit dislocations, then interface stability is improved, but manufacturing complexity and thermal budget constraints increase
Solution Approach 1:
The silicon nitride layer is applied in advance as a preventive measure against strain and dislocation formation. By addressing the root cause of interface instability before germanium deposition, the need for subsequent buffer layers and high-temperature annealing is eliminated, simplifying the manufacturing process.
Solution Approach 2:
The patent extracts and removes the problematic high-temperature annealing and buffer layer steps from the manufacturing process. The silicon nitride intermediate layer enables interface stabilization without requiring these additional complex processing steps, thereby reducing overall manufacturing complexity.
3Ease of manufacture
If germanium oxide is used as gate dielectric, then gate dielectric formation is simplified, but thermal instability and water solubility cause interfacial defects during cleaning and annealing
Solution Approach 1:
The silicon nitride layer serves as a protective cushion that prevents direct interaction between germanium and water during cleaning processes. This prior protection prevents the formation of water-soluble germanium oxide and associated interfacial defects, maintaining interface quality while enabling simplified dielectric formation.
Solution Approach 2:
The patent converts the potential harm of germanium-water reactions into a benefit by using the silicon nitride layer as a barrier. The layer that initially seems to add complexity actually protects the germanium interface from degradation, turning a manufacturing challenge into a solution.
4Reliability
If stringent thermal budget limitations are imposed to reduce defect density, then interface quality is improved, but manufacturing flexibility and process robustness deteriorate
Solution Approach 1:
The silicon nitride layer performs self-service by automatically protecting the germanium-silicon interface from strain and defect formation through its inherent material properties. This self-protective mechanism maintains interface quality without requiring strict external control of thermal budget, thereby granting manufacturing flexibility.
Solution Approach 2:
The patent changes the fundamental parameter of interface protection from thermal control to material selection. By selecting silicon nitride with appropriate mechanical and chemical properties, the system maintains high interface quality across a wider range of thermal conditions, improving process robustness and flexibility.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach stabilizes the germanium/silicon dioxide interface, eliminates interfacial defects, and simplifies manufacturing by avoiding high-temperature limitations, while maintaining the integrity of the gate stack structure.
Implementation Method 1
a one-step thermal oxidation process to create a stable germanium/silicon dioxide/silicon-germanium gate stack structure
Implementation Method 2
germanium atoms penetrate the silicon nitride layer to form a silicon-germanium shell
Data Source
AI summary
A method for manufacturing a metal-oxide-semiconductor (MOS) gate stack structure in an insta-MOS field-effect-transistor (i-MOSFET) includes the following steps of: forming a silicon nitride layer over a silicon substrate; forming a nanopillar structure including a silicon-germanium alloy layer in contact with the silicon nitride layer; and performing a thermal oxidation process on the nanopillar structure to cause germanium atoms in the silicon-germanium alloy layer to penetrate the underneath silicon nitride layer to form a silicon-germanium shell layer in contact with the silicon substrate and a germanium nanosphere located over the silicon germanium shell layer, and to form a separating layer between the silicon-germanium shell layer and the germanium nanosphere by oxidizing silicon atoms from the silicon nitride layer or the silicon substrate, thereby forming a germanium/silicon dioxide/silicon-germanium i-MOS gate stack structure capable of solving interfacial issues between silicon and germanium and between germanium and the gate dielectric.