Inductance Mitigation via Switching Density Analysis
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current methods for detecting and correcting inductive coupling in high-density VLSI circuit designs are inadequate, particularly for dense circuits with millions of wires, as they are limited to analyzing small subsets of signals and lack full chip coverage, making it difficult to identify and address unknown problem areas.
Innovation Solution
A method that converts inductive analysis into a density problem by comparing switching and non-switching wire densities, determining regions with high switching ratios, and adding grounded metal layers to mitigate inductive coupling effects, using a switching density threshold derived from a test case and static timing analysis to identify and correct excessive switching densities.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional inductor extraction and analysis methods are used, then analysis of a small subset of signals is possible, but full chip coverage is not achieved
Solution Approach 1:
The patent segments the chip into multiple regions and divides the analysis into manageable portions by examining switching density distributions across different areas. This allows systematic coverage of the entire chip while maintaining analytical precision through localized examination of high-risk regions.
Solution Approach 2:
The patent replaces traditional mechanical inductor extraction methods with a statistical approach using switching density thresholds and distribution analysis. This substitution enables full chip coverage through computational analysis rather than traditional circuit simulation, achieving both comprehensive coverage and measurement precision.
2Productivity
If circuit density increases, then more wires can be integrated, but inductive coupling problems become more severe
Solution Approach 1:
The patent performs preliminary analysis by calculating switching density thresholds and identifying high-risk regions before final layout completion. By pre-identifying areas where inductive coupling is likely to occur and applying mitigation strategies such as increased spacing or shielding, the design can maintain high integration density while preventing harmful coupling effects.
Solution Approach 2:
The patent changes the analysis parameter from traditional inductor extraction to switching density distribution. By examining the density of signals switching at similar times and comparing it against calculated thresholds, the method identifies coupling risks without requiring physical inductor extraction, enabling density-aware design optimization.
3Productivity
If switching density is high, then more signals can operate simultaneously, but inductive coupling effects increase
Solution Approach 1:
The patent implements feedback by calculating switching density thresholds based on signal timing windows and using these thresholds to identify regions requiring mitigation. The analysis continuously monitors switching density distributions and provides feedback on which regions exceed safe thresholds, enabling dynamic design adjustments to reduce induced inductance while maintaining high switching throughput.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Effectively identifies and corrects potential inductive coupling issues by reducing induced inductance effects through the strategic addition of grounded metal layers, improving the design's reliability and reducing the risk of glitches in digital circuits.
Implementation Method 1
Inductive coupling occurs when a change in current flow through one component or wire induces a current flow in another component or wire through a shared magnetic field
Data Source
AI summary
Embodiments of a method for detecting potential areas of inductive coupling in a high density integrated circuit design are described. The inductance mitigation process first converts the inductive analysis into a density problem. The density of wires within a region that may switch within a portion of the system clock are compared to the density of wires will not switch within that same time. Regions of the chip that have a high ratio of density of switching wires versus non-switching wires are determined to have the potential of an inductive coupling problem. Additional grounded metal is added into the problematic regions of the chip to improve the switching versus non-switching wire density.