Inline Data Conversion Processor for Multiplexed Streams
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Computing systems face challenges in efficiently reformatting data due to changes in data formats and structures over time, requiring applications to be rewritten frequently to accommodate evolving peripheral devices and network protocols, which degrades data transfer rates and increases complexity.
Innovation Solution
An inline data conversion processor that receives a packer stream address (PSA) to decode transformation definitions and generate outgoing data streams, allowing for real-time data format conversion between peripheral devices and network communications without degrading data transfer rates, using a stream decode module, address generation module, and data transform module.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If data reformatting operations are performed by the system processor, then data format conversion can be achieved, but data transfer rates degrade and system processor workload increases
Solution Approach 1:
The patent extracts the data reformatting function from the system processor by introducing a dedicated inline data conversion processor. This separate processing unit handles format conversion independently, allowing the system processor to focus on other tasks and maintaining high data transfer rates without the overhead of format conversion operations.
Solution Approach 2:
The inline data conversion processor acts as an intermediary device between data sources and destinations. It receives data in one format and automatically converts it to the required format, serving as a mediator that enables format adaptation without burdening the system processor or degrading transfer rates.
2Adaptability or versatility
If applications are rewritten to accommodate changing data formats, then support for new peripheral devices and protocols is achieved, but development time and system complexity increase
Solution Approach 1:
The inline data conversion processor provides self-service format adaptation capabilities. Instead of requiring applications to be rewritten when data formats change, the conversion processor automatically handles format transformations based on configuration information, making the system adaptive without increasing application complexity.
Solution Approach 2:
The conversion processor is designed with universal capabilities to handle multiple data formats and protocols. By decoding packer stream addresses and applying transformation definitions, it can adapt to various peripheral devices and communication protocols, providing broad support through a single multi-functional component rather than requiring separate application code for each format.
3Productivity
If inline data conversion is implemented, then data transfer rates are maintained, but additional processing components and complexity are introduced
Solution Approach 1:
The patent segments the data processing function into distinct modules: the inline data conversion processor handles format conversion separately from the system processor. This segmentation allows the conversion operations to be performed in parallel without interfering with the main data transfer pipeline, maintaining transfer rates while distributing system complexity across specialized components.
Solution Approach 2:
The system uses pre-configured packer stream addresses and transformation definitions that are decoded in advance. By preparing the conversion parameters beforehand and storing them in accessible memory, the actual data conversion can proceed efficiently without real-time complexity, maintaining high transfer rates while managing system complexity through pre-computation.
Data Source
AI summary
A computing system having an apparatus for providing an inline data conversion processor. The inline data conversion processor includes a host processor interface, a network interface, a peripheral interface, and a packer stream address for defining a data transformation applied to a block of data as it passes between the host processor interface and the peripheral and network interfaces.