Input Buffer Decision Feedback Equalization for DDR RAM Signal Integrity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current low power double data rate random access memory (RAM) faces challenges in achieving high performance due to low power supply levels, minuscule input signal energy, inter-symbol interference, and clock jitter, which degrade the input signal and limit the ability of traditional sense-amplifier latches to resolve pulses accurately.
Innovation Solution
The implementation of a decision feedback equalization (DFE) mechanism in input data latches, which adjusts the reference voltage by using past sensing decisions to improve future sensing reliability, with a DFE circuit setting a reference level based on output data from other input buffer circuits to enhance signal sensing accuracy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If traditional sense-amplifier latches are used for input data latching, then the device complexity remains low, but the measurement precision of input signals deteriorates due to degraded signal quality from inter-symbol interference, reflections, and clock jitter
Solution Approach 1:
The patent implements decision feedback equalization (DFE) where past sensing decisions are fed back to adjust the reference voltage for current sensing operations. The DFE circuit uses previously latched data to generate offset voltages that compensate for inter-symbol interference and signal degradation, improving detection accuracy without requiring completely new latch architectures
Solution Approach 2:
The patent dynamically adjusts the reference voltage parameter based on past sensing decisions. The DFE circuit generates adjustable offset voltages that are added to or subtracted from the reference voltage, allowing the system to adapt to varying signal conditions and compensate for degradation without changing the fundamental latch structure
2Reliability
If decision feedback equalization is implemented to improve sensing reliability, then the measurement precision improves, but the device complexity increases due to additional DFE circuits and adjustable reference voltage mechanisms
Solution Approach 1:
The DFE mechanism creates a feedback loop where output data from previous sensing operations is fed back to influence current sensing decisions. This feedback path allows the system to learn from past decisions and adjust accordingly, improving reliability while keeping the added complexity manageable through systematic implementation
Solution Approach 2:
The DFE circuit performs preliminary adjustments to the reference voltage before the actual sensing comparison occurs. By pre-compensating for expected signal degradation based on past decisions, the system improves sensing reliability without adding complexity during the critical sensing moment
3Measurement precision
If the DFE offset is increased to compensate for signal degradation, then the measurement precision improves, but the adaptability deteriorates because the offset cannot be scaled to provide desirable offset levels
Solution Approach 1:
The patent implements dynamically adjustable offset voltages through the DFE circuit. The offset magnitude is not fixed but can be adjusted based on signal conditions and requirements. This dynamic adjustment capability allows the system to optimize sensing accuracy for different operating conditions while maintaining adaptability through programmable or controllable offset levels
Data Source
AI summary
Apparatuses including input buffers and methods for operating input buffers are described. An example input buffer includes a plurality of input buffer circuits, each receiving input data and activated by a respective clock signal. An input buffer circuit includes a decision feedback equalizer (DFB) having adjustable capacitances and reference capacitances to set a reference level of the input buffer circuit. The capacitance of the adjustable capacitances may be set by a code. The DFB provides a capacitance of the adjustable capacitances to a first sense node and further provides a capacitance of the reference capacitances to a second sense node to set the reference level of the input buffer circuit. The input buffer circuit provides output data based on the input data and the reference level set by the DFE.