Integrated Capacitor Structure With Stacked Conductive Strips
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing integrated capacitor structures in semiconductor circuits face challenges in achieving high capacitance values with small area requirements and optimal RF properties due to inefficient use of available space and generation of parasitic inductances.
Innovation Solution
The solution involves a stacked configuration of conductive strip elements of different polarities without lateral connecting elements within planes, using central or non-central connecting elements to connect strip elements laterally, and employing vias to link elements between planes, which increases capacitance and improves RF properties by minimizing parasitic inductances.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Manufacturing precision
If traditional integrated capacitor structures are used, then fabrication quality and reproducibility are achieved, but capacitance value per area is limited and RF properties are degraded due to parasitic inductances
Solution Approach 1:
The patent transitions from planar capacitor structures to three-dimensional stacked configurations, where capacitor elements are arranged in multiple vertical planes and connected via vias. This dimensional change increases the effective capacitance area without proportionally increasing the chip footprint, thereby improving capacitance density while maintaining fabrication quality through established semiconductor processing techniques.
Solution Approach 2:
The patent implements nested capacitor structures where conductive elements and insulating layers are interleaved in alternating planes. Each plane contains conductive strips separated by insulating material, with subsequent planes nested within the same lateral footprint. This nesting approach maximizes the use of available space, increasing capacitance per unit area while preserving manufacturing reproducibility.
2Manufacturing precision
If traditional integrated capacitor structures are used, then fabrication quality and reproducibility are achieved, but RF properties are degraded due to parasitic inductances
Solution Approach 1:
The patent employs asymmetric interconnection schemes where connecting elements are strategically positioned to minimize loop areas and parasitic inductances. The conductive strips in adjacent planes are offset or rotated relative to each other, creating non-symmetric patterns that reduce magnetic coupling and parasitic effects while maintaining electrical functionality and fabrication compatibility.
Solution Approach 2:
The patent converts the potentially harmful effect of closely spaced conductive elements, which could generate parasitic inductances, into a beneficial arrangement by introducing specific insulating barrier patterns. These barriers strategically position dielectric material to electrically isolate adjacent conductive elements while maintaining optimal capacitive coupling, thereby reducing parasitic inductances and improving RF performance.
3Area of stationary object
If stacked capacitor configurations are implemented, then capacitance per area is increased, but structural complexity increases
Solution Approach 1:
The patent divides the capacitor structure into multiple discrete planes, each containing conductive strips and insulating material arranged in a standardized pattern. Each plane can be independently fabricated using standard semiconductor processing steps, and the planes are subsequently connected via vias. This segmentation approach increases capacitance density while managing structural complexity through modular, repeatable units that leverage existing fabrication capabilities.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This configuration maximizes the available area for capacitance, reduces series resistance, and enhances RF performance by minimizing parasitic inductances and magnetic leakage fields, leading to increased capacitance and improved integration in semiconductor circuits.
Implementation Method 1
The capacitance of the arrangement essentially depends both on the length, thickness and number of the strip elements SE and on the distance between the individual strip elements SE
Implementation Method 2
at least one respective via is required which connects the conductive elements of the same polarity, but in different planes, to one another
Data Source
AI summary
A semiconductor component including an integrated capacitor structure having at least two groups of at least partly electrically conductive planes and which is patterned in such a way that in at least each group of planes at least one plane has a plurality of strip elements, first strip elements including a first polarity of the capacitor structure and second strip elements including a second polarity of the capacitor structure, the first strip elements together with second strip elements being at least partly interlinked in one another and strip elements of the same polarity at least partly overlapping in at least two planes, the first group of planes being electrically conductively connected by way of vertical connections (vias) to strip elements of the same polarity of the second group of planes, the strip elements of the same polarity of the second group of planes being interconnected with lateral connecting elements.