Integrated Gate Line Layout for Fewer Driver Chips

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current electronic apparatuses face challenges in reducing cost and improving yield due to the need for multiple source and gate driver chips to control antenna units, which increases complexity and expense with the number of antenna units.

Innovation Solution

The electronic apparatus integrates multiple gate driver units and gate lines on a substrate, where each gate line is electrically connected to a corresponding gate driver unit, allowing for simultaneous transmission of gate signals on non-adjacent gate lines, thereby reducing the need for additional chips.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple source driver chip and gate driver chip are disposed on the peripheral region of the antenna substrate by chip bonding, then the antenna units can be controlled to send and receive electromagnetic wave signals, but the cost increases and yield decreases

Engineering Contradiction:
Improvecontrol capabilityVSAvoidchip quantity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the source driver and gate driver functions into integrated driver circuits that are directly formed on the antenna substrate. This integration eliminates the need for separate source driver chip and gate driver chip, reducing the total number of chips from multiple discrete components to unified integrated circuits, thereby lowering cost and improving yield while maintaining full control capability over antenna units

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The integrated driver circuits on the substrate perform multiple functions - both source driving and gate driving capabilities are combined within the same circuit structures. This multi-functional design allows the substrate to control antenna units comprehensively without requiring separate specialized chips for each function, reducing device complexity while preserving reliability

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Adaptability or versatility

If the number of antenna units is increased to increase bandwidth, then the received bandwidth increases, but the number of required chips increases

Engineering Contradiction:
Improvebandwidth capabilityVSAvoidchip quantity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent combines multiple driver functions into integrated circuits directly on the substrate, allowing the system to scale antenna units for increased bandwidth without proportionally increasing chip quantity. The integrated architecture enables multiple antenna units to be controlled by unified driver circuits rather than requiring separate source and gate driver chips for each unit, thus maintaining adaptability while controlling device complexity

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If additional source driver chip and gate driver chip are used, then control over antenna units is achieved, but production cost increases

Engineering Contradiction:
Improvecontrol capabilityVSAvoidproduction cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent merges separate source driver and gate driver chips into integrated driver circuits fabricated directly on the antenna substrate. This consolidation reduces the bill of materials by eliminating multiple discrete chips and their associated packaging, reducing production costs while maintaining full control capability through the integrated circuit designs that provide both source and gate driving functions

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS12255638B2Electrical apparatus
Publication Date: 2025.03.18 INNOLUX CORP
  • US12255638B2 patent drawing
  • US12255638B2 patent drawing
  • US12255638B2 patent drawing

AI summary

The disclosure provides an electrical apparatus, including a substrate, a plurality of gate driver units and a plurality of gate lines. The gate driver units are disposed on the substrate. The gate lines are disposed on the substrate. Each of the gate lines is respectively electrically connected to the corresponding gate driver unit. Each of the gate lines is configured to transmit a respective gate signal. The gate lines include a first gate line and a second gate line. The first gate line and the second gate line are configured to transmit the respective gate signals at a same time.