Integrated Scan Driving Circuit for Narrow Bezel Displays

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing display technologies face challenges in reducing costs and improving yield due to the complexity of scan driving circuits, which often require multiple independent driving circuits, leading to a large bezel size and hindering the achievement of a narrow bezel design.

Innovation Solution

A display substrate with an integrated scan driving circuit that includes a first voltage signal line, a second voltage signal line, and a third voltage signal line, along with cascaded shift registers, where the shift registers have specific transistor configurations and signal line arrangements to efficiently transmit scan signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple independent driving circuits are used, then the scan driving function is achieved, but the bezel size becomes large

Engineering Contradiction:
Improvescan driving functionVSAvoidbezel size
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent combines multiple independent driving circuits into a single integrated scan driving circuit that can control multiple gate lines. The scan driving circuit includes a shift register with multiple output terminals, where each output terminal is electrically connected to different gate lines, allowing one circuit to perform the function of multiple circuits and thereby reducing bezel size.

Inventive Principle:
Principle #5Merging (Combining)

2Reliability

If multiple independent driving circuits are used, then the scan driving function is achieved, but the structure becomes complex

Engineering Contradiction:
Improvescan driving functionVSAvoiddriving circuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges multiple driving circuit functions into a single integrated circuit structure. The shift register includes multiple output terminals (first output terminal, second output terminal, third output terminal, fourth output terminal) that can drive different gate lines, eliminating the need for separate driving circuits and simplifying the overall structure.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The scan driving circuit is designed with multi-functionality, where a single circuit can drive multiple gate lines through its multiple output terminals. This universal design allows the same circuit structure to perform multiple driving functions, reducing both complexity and component count.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Area of stationary object

If the number of driving circuits is reduced, then the bezel size is reduced, but the integration difficulty increases

Engineering Contradiction:
Improvebezel sizeVSAvoidintegration difficulty
Core Design Contradiction:
Area of stationary objectVSEase of manufacture

Solution Approach 1:

The patent segments the driving function into multiple independent output terminals within the shift register, where each output terminal can independently drive a gate line. This segmentation allows the integrated circuit to be designed as a modular structure that is easier to manufacture and integrate, as each segment can be independently tested and replaced if needed.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS12243490B2Display substrate and display apparatus
Publication Date: 2025.03.04 CHENGDU BOE OPTOELECTRONICS TECH CO LTD
  • US12243490B2 patent drawing
  • US12243490B2 patent drawing
  • US12243490B2 patent drawing

AI summary

A display substrate includes at least one scan driving circuit. The scan driving circuit includes a first voltage signal line, a second voltage signal line, a third voltage signal line, and shift registers. A shift register includes: first and second transistors disposed between the first voltage signal line and the second voltage signal line, third and fourth transistors disposed between the second voltage signal line and the third voltage signal line, at least one first scan signal line electrically connected to a first output terminal, and at least one second scan signal line electrically connected to a second output terminal. A second electrode of the first transistor and a second electrode of the second transistor are both electrically connected to the first output terminal; a second electrode of the third transistor and a second electrode of the fourth transistor are both electrically connected to a second output terminal.