Integrated SE CPU Chip Mobile Payment Hardware Area Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current mobile payment solutions require a separate Secure Element (SE) chip outside the primary system, leading to increased area occupation and costs on the mobile terminal's main board due to the SE and central chip being separate entities.

Innovation Solution

Integration of the SE and CPU into a single semiconductor chip, with a memory storage module for mobile payment software, allowing the processor to execute and manage payment information exchange, reducing hardware costs and space requirements.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Area of stationary object

If the SE and CPU are integrated into a single semiconductor chip, then the area and cost of mobile payment hardware are reduced, but the security and reliability of payment operations may be compromised

Engineering Contradiction:
Improvearea occupation on main boardVSAvoidsecurity of payment operations
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

The patent integrates the SE and CPU into a single semiconductor chip, merging previously separate security and processing functions into one unified component. This reduces the area occupation on the main board while maintaining functional separation through software-based isolation mechanisms that preserve security requirements.

Inventive Principle:
Principle #5Merging (Combining)

2Ease of manufacture

If the SE and CPU are integrated into a single semiconductor chip, then the manufacturing cost is reduced, but the complexity of ensuring secure execution environments increases

Engineering Contradiction:
Improvemanufacturing costVSAvoidcomplexity of secure execution environment
Core Design Contradiction:
Ease of manufactureVSDevice complexity

Solution Approach 1:

The integration of SE and CPU into one chip simplifies manufacturing by reducing component count and assembly steps, directly lowering production costs. The secure execution environment complexity is managed through software-based isolation and virtualization techniques that emulate separate hardware boundaries within the unified chip architecture.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If the SE operates independently outside the primary system, then the security isolation is enhanced, but the area occupation and system complexity increase

Engineering Contradiction:
Improvesecurity isolationVSAvoidarea occupation on main board
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The patent merges the independently operating SE with the primary system CPU into a single integrated chip, eliminating the need for separate physical placement on the main board. Security isolation is maintained through virtualized execution environments and software-based boundary enforcement within the integrated architecture, reducing area occupation while preserving security properties.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11429950B2Mobile payment apparatus and method
Publication Date: 2022.08.30 HUAWEI TECH CO LTD
  • US11429950B2 patent drawing
  • US11429950B2 patent drawing
  • US11429950B2 patent drawing

AI summary

A mobile payment apparatus includes a communication unit configured to exchange payment information with a communication peer end using a radio link, a memory configured to store mobile payment software, a SE, including a first storage module and a processor, and at least one CPU configured to execute general operating system software. The processor is configured to load the mobile payment software from the memory to the first storage module and exchange the payment information with the communication unit under action of the mobile payment software. The first storage module is configured to provide memory space for executing the mobile payment software for the processor. The SE and the at least one CPU are located in a first semiconductor chip.