Inter-chip Communication Interface for Implantable Stimulators
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Implantable stimulating devices face challenges in power consumption due to inefficient inter-chip communication, particularly in multi-chip implementations where power consumption increases significantly compared to intra-chip communication, making it difficult to provide effective electrical stimulation while minimizing size and power usage.
Innovation Solution
A two-chip system is employed, with a low-voltage digital processor IC and a high-voltage stimulator IC, utilizing a communication interface with a parallel data bus that selects from multiple communication modes based on address and configuration data to optimize power usage and reduce power consumption during data transfer.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If inter-chip communication is used in multi-chip implementations, then device functionality is improved, but power consumption increases significantly
Solution Approach 1:
The device is divided into multiple specialized ICs (high-voltage stimulator IC and low-voltage digital processor IC) with distinct functional responsibilities. This segmentation allows each IC to be optimized for its specific function while reducing overall power consumption through efficient task distribution and minimized high-voltage operation time.
2Productivity
If multiple communication modes are implemented, then communication efficiency is improved, but device complexity increases
Solution Approach 1:
The communication interface dynamically selects between multiple communication modes (single-data mode, multi-data mode, sleep mode) based on real-time operational requirements. This dynamic adaptation optimizes power consumption and communication efficiency for different scenarios without requiring permanent complex circuitry for all modes simultaneously.
Solution Approach 2:
A single communication interface is designed to support multiple communication modes and protocols, allowing it to function universally across different operational states. This multi-functionality reduces the need for separate dedicated circuits for each mode, thereby managing complexity while maintaining versatility.
3Use of energy by moving object
If functionalities are minimized on high-voltage IC, then power consumption is reduced, but device complexity increases
Solution Approach 1:
Complex functionalities such as digital signal processing, data compression, and communication protocol handling are extracted from the high-voltage IC and relocated to the low-voltage digital processor IC. This extraction minimizes the high-voltage IC to essential stimulation functions only, dramatically reducing its power consumption while the low-voltage IC handles complexity elsewhere in the system.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A device including a first integrated circuit (IC), a second IC configured to provide instructions to the first IC based on received data, wherein the first IC is a high-voltage IC and the second IC is a low-voltage IC, and a communication interface between the first and second ICs including a data bus of parallel data lines. The second IC is configured to select, based on the received data, one of a plurality of different communication modes for providing the instructions to the first IC via the communication interface, wherein each mode is defined by a quantity of address data and a quantity of configuration data used to provide the instructions to the first IC.