Inter-Processor Trace Control for Bandwidth-Limited Process Data
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In modern processor architectures with integrated cores, caches, and memories, traditional bus trace methods are ineffective due to the lack of external memory interfaces, leading to challenges in recording program flow and data access operations, especially in multi-core systems where high bandwidth requirements intensify.
Innovation Solution
A control system comprising a central processor and a trace processor communicatively coupled via an inter-processor bus, where the central processor writes data to an operations memory, and the trace processor filters and transmits trace data through a trace port, using processor address registers associated with predetermined operations to manage data transmission and processing loads.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Difficulty of detecting and measuring
If traditional bus trace methods are used to record memory access operations, then program flow and data access can be determined, but the method becomes ineffective in modern processors with integrated caches and memories that lack external memory interfaces
Solution Approach 1:
The patent introduces a trace interface as an intermediary component between the processor core and external trace tools. This trace interface provides a dedicated communication path that allows memory access operations to be recorded even in processors without external memory interfaces, effectively mediating between the integrated processor architecture and external analysis tools.
Solution Approach 2:
The patent segments the processor architecture into distinct functional components including a trace interface separate from the main processor core. This segmentation allows the trace functionality to be independently managed and communicated through a dedicated interface, enabling trace capabilities in integrated systems where traditional external bus tracing is not feasible.
2Quantity of substance
If a trace interface transmits program flow and data access operations in compressed form, then bandwidth requirements are reduced, but the complexity of the trace interface increases
Solution Approach 1:
The patent changes the parameters of trace data transmission by implementing compression algorithms that reduce the volume of data transmitted through the trace interface. By transforming trace data into a compressed format, the system reduces bandwidth requirements while managing the added complexity through efficient compression and decompression routines.
3Loss of information
If all memory access operations are recorded in processors with cache and internal RAM, then complete program behavior can be traced, but no bus cycle appears on external bus interface when data is executed from internal memory
Solution Approach 1:
The trace interface acts as an intermediary that captures memory access operations directly from internal caches and RAM, bypassing the need for external bus cycles. This allows complete program behavior to be traced even when execution occurs entirely within internal memory structures.
Solution Approach 2:
The patent moves trace data collection from the external bus dimension to an internal processor dimension by implementing the trace interface within the processor core. This dimensional shift enables capturing of internal cache and RAM access operations that are invisible to external bus tracing methods.
Data Source
AI summary
A method includes incrementing a counter with transmission of a process data from a first processor to a second processor, periodically decrementing the counter, if the counter is greater than a predetermined floor threshold value, wherein a period is a predetermined time interval; and stalling the first processor, if the counter is above a configurable load threshold value, so as to re-schedule the transmission of the process data from the first processor to the second processor.