3D Interconnect Capacitor Structure With Guard Ring Noise Isolation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increasing complexity of semiconductor packages, such as System on Integrated Chip (SoIC) and System in Package (SiP), requires improved interconnect structures that can accommodate vertically stacked device dies with different technologies and functions while maintaining reliability and reducing manufacturing costs.

Innovation Solution

The development of an interconnect structure featuring a capacitor with a bowed region and a guard ring, utilizing metal-insulator-metal (MIM) and metal-insulator-metal-insulator-metal (MIMIM) configurations, along with a guard ring to reduce noise and enhance reliability, and methods for their fabrication using conformal deposition and planarization techniques.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If traditional planar capacitor structures are used in interconnect layers, then manufacturing is simple, but capacitance per unit area is limited

Engineering Contradiction:
Improvecapacitance per unit areaVSAvoidcapacitor structure complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent transitions from traditional planar (2D) capacitor structures to three-dimensional vertical capacitor structures extending through multiple interconnect layers. This dimensional change allows capacitance to be accumulated in the vertical direction, significantly increasing capacitance per unit area while managing the complexity through systematic formation processes

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

Solution Approach 2:

The capacitor structure is formed by nesting multiple conductive plates and dielectric layers vertically within the interconnect structure. Each additional plate-dielectric pair contributes to the total capacitance, creating a nested configuration that maximizes capacitance within the available vertical space without requiring additional lateral area

Inventive Principle:
Principle #7Nested doll (Nesting)

2Productivity

If vertically stacked device dies are used to increase functionality, then device density improves, but interconnect complexity and noise increase

Engineering Contradiction:
Improvedevice densityVSAvoidinterconnect structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The interconnect structure is segmented into multiple functional layers with dedicated capacitor formations at specific locations. This segmentation allows the interconnect structure to handle both signal transmission and noise filtering functions separately, managing complexity by dividing the system into manageable functional segments

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Guard rings are introduced as intermediary structures surrounding the capacitors and interconnect elements. These guard rings act as mediators that electrically isolate adjacent conductors, reduce crosstalk and noise, and provide a controlled impedance environment, thereby managing the complexity introduced by vertical stacking

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If guard rings are added around capacitors to reduce noise, then reliability improves, but manufacturing complexity increases

Engineering Contradiction:
Improvenoise reductionVSAvoidfabrication process complexity
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The guard rings are formed by extending the existing conductor material from the capacitor plates outward in the same deposition step, rather than adding separate guard ring structures. This merging of formation steps reduces the number of discrete manufacturing operations while achieving the noise reduction function

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The guard rings are formed concurrently with the capacitor plates during the same conformal deposition process, before subsequent planarization and patterning steps. This preliminary formation of guard rings integrates them into the overall fabrication flow without requiring additional dedicated manufacturing steps

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS20250210508A1Interconnect structure with capacitor and methods for making
Publication Date: 2025.06.26 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US20250210508A1 patent drawing
  • US20250210508A1 patent drawing
  • US20250210508A1 patent drawing

AI summary

Interconnect structures can include a capacitor of specified structure and/or a guard ring which surrounds a capacitor. The capacitor may include a bowed region with an expanded width that permits the inclusion of a void containing air or another gas. Alternatively, the capacitor may be an MIM capacitor or an MIMIM capacitor having a vertical trench and horizontal plates and formed from conformal layers. The guard ring reduces noise which may damage the capacitor. Any combination of these three features may be used to improve capacitance and reliability.