Interconnect Node Reconfiguration for Power Efficiency

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In processor interconnects, full bandwidth capacity is often not utilized due to low data access request rates, leading to inefficient power usage as all nodes continue to draw power even when operating below maximum capacity, with existing systems unable to reconfigure nodes without disrupting dependent data access operations.

Innovation Solution

The interconnect apparatus includes first and second node circuitry for servicing data access requests, with an interface circuitry that issues retry indications and reissue capacity messages to allow node reconfiguration, enabling nodes to transition to low-power states while ensuring dependent requests are properly serviced by other nodes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If nodes continue to draw power when operating below maximum capacity, then power consumption is maintained, but power efficiency deteriorates

Engineering Contradiction:
Improvepower efficiencyVSAvoidpower consumption
Core Design Contradiction:
Loss of energyVSUse of energy by stationary object

Solution Approach 1:

The patent implements dynamic node reconfiguration that allows interconnect nodes to transition between active and low-power states based on real-time bandwidth utilization. When bandwidth usage falls below a threshold, nodes are reconfigured to reduce power consumption while maintaining the ability to handle requests when needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes operational parameters by monitoring bandwidth utilization and adjusting node power states accordingly. When utilization is low, nodes transition to low-power modes; when utilization increases, nodes return to full operational states, dynamically optimizing the balance between power consumption and performance.

Inventive Principle:
Principle #35Parameter changes

2Loss of energy

If nodes are reconfigured to low-power states, then power usage is reduced, but data access request servicing capability may be affected

Engineering Contradiction:
Improvepower usageVSAvoiddata access request servicing capability
Core Design Contradiction:
Loss of energyVSReliability

Solution Approach 1:

The patent implements a retry mechanism where nodes that have been reconfigured to low-power states can issue retry indications to requester circuitry. This allows the system to preliminarily handle the transition to low-power mode while maintaining the capability to service requests through retries when nodes become available again.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The interface circuitry acts as an intermediary between requester circuitry and reconfigured nodes. It receives retry indications from low-power nodes, determines whether reissue capacity is available, and manages the reissuance of data access requests to appropriate nodes, ensuring reliable request handling during node reconfiguration.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Adaptability or versatility

If retry indications are issued for reconfigured nodes, then node reconfiguration is enabled, but interface circuitry complexity increases

Engineering Contradiction:
Improvenode reconfiguration capabilityVSAvoidinterface circuitry complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent divides the interface functionality into separate circuitry components: nodes that generate retry indications, interface circuitry that receives and processes them, and logic that determines reissue capacity. This segmentation allows each component to be optimized independently while working together to enable node reconfiguration.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10969993B2Methods and apparatus for reconfiguring nodes and reissuing data access requests
Publication Date: 2021.04.06 ARM LTD
  • US10969993B2 patent drawing
  • US10969993B2 patent drawing
  • US10969993B2 patent drawing

AI summary

An interconnect apparatus comprises first node circuitry for performing first node operations to service data access requests in respect of a first range of memory addresses and second node circuitry for performing second node operations to service data access requests in respect of a second range of memory addresses. The interconnect comprises interface circuitry to: receive a retry indication in respect of a data access request from the first node and forward the retry indication to the requester circuitry; responsive to determining that the interface circuitry has capacity for the data access request, transmit a reissue capacity message to the requester circuitry; receive a reissued data access request from the requester circuitry; and issue the reissued data access request to the second node circuitry. The second node circuitry is responsive to receiving the reissued data access request to service the data access request.