Interface Apparatus for Address Translation Between Spatial and Block-Based Schemes

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In data processing systems handling image data, the transition between spatial coordinate-based and block-based addressing schemes for compressed data leads to inefficiencies, requiring dual addressing schemes and complicating access to compressed data stored in a block-wise manner.

Innovation Solution

An interface apparatus with address translation circuitry to translate between spatial coordinate and block-based addressing schemes, enabling seamless access and decoding of compressed image data, allowing devices to operate with different addressing schemes without adaptation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of energy

If image data is compressed using a block-based compression scheme, then bandwidth consumption and power usage are reduced, but the system requires dual addressing schemes (spatial coordinate and block-based coordinate) which complicates data access

Engineering Contradiction:
Improvepower consumptionVSAvoidaddressing scheme complexity
Core Design Contradiction:
Loss of energyVSDevice complexity

Solution Approach 1:

The patent introduces an interface apparatus as an intermediary component between the compressed data storage system and the processing system. This interface apparatus contains address translation circuitry that automatically converts spatial coordinate addressing requests into block-based coordinate addressing requests, shielding the processing system from the complexity of dual addressing schemes while enabling compressed data access

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The interface apparatus creates and maintains a mapping between spatial coordinate addresses and block-based coordinate addresses. This mapping acts as a copy or translation layer that allows the system to use simple spatial coordinate addressing while internally translating to the appropriate block-based addresses for accessing compressed data

Inventive Principle:
Principle #26Copying

2Volume of stationary object

If image data is compressed and stored, then storage space requirements are reduced, but access to the compressed data becomes less efficient due to the need for block-based addressing

Engineering Contradiction:
Improvestorage spaceVSAvoiddata access efficiency
Core Design Contradiction:
Volume of stationary objectVSEase of operation

Solution Approach 1:

The interface apparatus serves as a mediator that handles the conversion from spatial coordinate addressing (natural for image processing) to block-based addressing (required for compressed data). This intermediary layer maintains ease of operation for image processing tasks while enabling efficient access to compressed data through automatic address translation

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The system performs preliminary compression of image data into block-based format for efficient storage, while the interface apparatus is pre-configured with address translation capabilities that automatically handle the conversion back to spatial coordinates when data is needed, making the compression transparent to the processing system

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS10068309B2Interface apparatus and method of operating an interface apparatus
Publication Date: 2018.09.04 ARM LTD
  • US10068309B2 patent drawing
  • US10068309B2 patent drawing
  • US10068309B2 patent drawing

AI summary

An interface apparatus and method of operating the same are provided. The interface apparatus receives an uncompressed image data read request using a first addressing scheme at a first bus interface and transmits a compressed image data read request using a second addressing scheme from a second bus interface. Address translation circuitry translates between the first addressing scheme and the second addressing scheme. Decoding circuitry decodes a set of compressed image data received via the second bus interface to generate the set of uncompressed image data which is then transmitted via the first bus interface. The use of a second addressing scheme and image data compression is thus transparent to the source of the uncompressed image data read request, and the interface apparatus can therefore be used to connect devices which use different addressing schemes and image data formats, without either needing to be modified.