Interfacial Anneal Capping Layer for High-Temperature SiC Activation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High temperature annealing processes during semiconductor manufacturing often damage doped material layers in silicon carbide substrates, despite the use of capping layers, leading to sublimation and surface roughness issues.
Innovation Solution
The introduction of an interfacial layer, such as amorphous silicon (a-Si), amorphous SiCx, or amorphous SiCxNy, between the doped material and the capping layer, specifically an amorphous carbon (a-C) capping layer, allows for higher temperature annealing without damaging the underlying material, using chemical vapor deposition (CVD) and ion implantation processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If a capping layer is used to prevent sublimation during high temperature annealing, then the protection of doped material is improved, but the doped material layer is still damaged at extremely high temperatures
Solution Approach 1:
An interfacial layer composed of amorphous silicon (a-Si), amorphous SiCx, or amorphous SiCxNy is introduced between the doped SiC material layer and the amorphous carbon capping layer. This intermediary layer acts as a protective barrier that prevents direct interaction between the capping layer and the doped material, thereby protecting the material from damage during high-temperature annealing processes while still allowing effective dopant activation.
2Productivity
If higher annealing temperatures are used to improve dopant activation, then the activation efficiency is improved, but the doped material layer suffers from sublimation and surface roughness
Solution Approach 1:
The interfacial layer serves as a protective intermediary that enables the system to withstand higher annealing temperatures without compromising surface quality. This layer allows thermal energy to effectively activate dopants while preventing direct thermal damage, sublimation, and surface roughening of the underlying doped SiC material.
Solution Approach 2:
The structure employs a composite multi-layer system consisting of the doped SiC material layer, the interfacial layer (a-Si, amorphous SiCx, or amorphous SiCxNy), and the amorphous carbon capping layer. This composite structure combines the benefits of each material: the SiC provides the substrate, the interfacial layer provides thermal protection and chemical stability, and the carbon capping layer prevents sublimation, enabling high-temperature processing with preserved surface quality.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables annealing at temperatures up to 2000 degrees Celsius, reducing defects like stacking faults and Basal plane dislocations, and maintaining the integrity of the doped material layer, improving activation annealing results and device performance.
Implementation Method 1
the deposition can be performed by chemical vapor deposition (CVD)
Implementation Method 2
the SiC substrate will undergo ion implantation prior to depositing of the interfacial layer
Implementation Method 3
The doped materials may then undergo an annealing process to activate the dopants
Data Source
AI summary
A method of forming a capping layer on a substrate for annealing processes incorporates an interfacial layer of a material that is at least one element of a chemical compound used in the substrate. In some embodiments, the method may comprise depositing an interfacial layer on the substrate where the interfacial layer is amorphous silicon (a-Si), amorphous SiCx, or amorphous SiCxN (where X is greater than zero to approximately 2), depositing an amorphous carbon (a-C) capping layer on the substrate, and annealing the substrate at a temperature of approximately 1500 degrees Celsius or higher. The interfacial layer may have a thickness of approximately 5 nanometers to approximately 100 nanometers and may be formed on planar structures or on three-dimensional structures.