Inverted Phase Change Memory Cell With Hemispherical Electrode
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing non-volatile memory devices, such as phase change memory cells, face issues with non-uniform current densities and electric fields due to planar electrode configurations, leading to signal integrity problems.
Innovation Solution
The development of an inverted phase change memory cell with a hemispherical phase change material layer and conductive electrodes, ensuring a uniform electric field distribution and minimizing damage from reactive ion etching, resulting in improved signal integrity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If planar electrode configurations are used in phase change memory cells, then manufacturing is simplified, but non-uniform current densities and electric fields occur leading to signal integrity problems
Solution Approach 1:
The patent applies spheroidality by forming the phase change material layer in a hemispherical shape rather than a planar configuration. The convex surface of the hemispherical layer faces the second electrode, creating a curved interface that naturally distributes electric field lines more uniformly across the contact area. This curvature transformation resolves the contradiction by maintaining manufacturing feasibility through standard deposition techniques while eliminating the non-uniform current density and electric field problems that plague planar designs, thereby improving signal integrity.
Solution Approach 2:
The patent employs asymmetry by creating an inverted memory cell structure where the phase change material layer has an asymmetric hemispherical profile rather than a symmetric planar form. The asymmetric shape with its convex surface facing the electrode breaks the symmetry that causes uniform stress distribution in planar designs, leading to more uniform electric field concentration at the interface. This asymmetric geometry resolves the contradiction between manufacturing ease and signal integrity by providing a structurally optimized form that can be fabricated with existing processes.
2Manufacturing precision
If reactive ion etching is used in the manufacturing process, then material removal precision is improved, but surface damage occurs affecting device performance
Solution Approach 1:
The patent applies inversion by reversing the conventional etching sequence. Instead of etching the phase change material layer directly after deposition, the method first forms a sacrificial layer, then uses reactive ion etching to create the hemispherical profile of the phase change material layer indirectly. This inverted approach allows the beneficial effects of RIE precision to be realized while avoiding direct exposure of the phase change material to damaging etchant ions, thus resolving the contradiction between precision and surface damage.
Solution Approach 2:
The patent introduces a sacrificial layer as an intermediary in the manufacturing process. This sacrificial layer acts as a mediator that absorbs the harmful effects of reactive ion etching, allowing precise material removal to form the hemispherical profile without directly exposing the phase change material to etchant damage. The intermediary layer is removed afterward, leaving a clean, undamaged surface on the phase change material. This resolves the contradiction by decoupling the precision requirement from the damage source.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution achieves uniform signal integrity by ensuring even current distribution and preventing non-uniform surface formation, enhancing the performance of phase change memory cells.
Implementation Method 1
a phase change material layer 17
Implementation Method 2
conductive electrodes, ensuring a uniform electric field distribution
Data Source
AI summary
An inverted variable resistance memory cell and a method of fabricating the same. The memory cell is fabricated by forming an opening in an insulating layer deposited over a semiconductor substrate, etching the top portion of the opening to have a substantially hemispherical-shape, forming a metal layer in the opening, and overlying a variable resistance material over the metal layer.