3-State Inverter Flip-Flop Layout to Prevent Signal Backflow

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The miniaturization of semiconductor processes using Fin-FET technology limits the design of flip-flops, leading to deteriorated characteristics and reduced yield due to inherent process characteristics and the need for sizing technologies that cause taper issues.

Innovation Solution

A Fin-FET-based flip-flop design incorporating a third inverter for signal transfer between the master and slave latches, eliminating the need for sizing technologies and preventing signal backflow, while sharing power and ground contacts to improve layout efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Volume of moving object

If Fin-FET-based semiconductor process is used for miniaturization, then the size of flip-flop decreases, but design is limited causing deterioration in flip-flop characteristic and decrease in yield

Engineering Contradiction:
Improvesize of flip-flopVSAvoidyield
Core Design Contradiction:
Volume of moving objectVSReliability

Solution Approach 1:

The flip-flop is divided into separate functional blocks: master latch, slave latch, and a third inverter positioned between them. This segmentation allows each component to be optimized independently, preventing signal backflow between latches while maintaining miniaturization benefits of Fin-FET process

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A third inverter is introduced as an intermediary element between the master latch and slave latch. This intermediary prevents direct signal backflow that would occur in conventional designs, thereby improving yield and characteristics while maintaining the compact Fin-FET structure

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If sizing technologies are used to prevent signal backflow, then signal backflow is prevented, but taper issues occur due to inherent process characteristics

Engineering Contradiction:
Improvesignal backflow preventionVSAvoidtaper issues
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

Instead of relying on sizing technologies that cause taper issues, a third inverter is introduced as a structural intermediary. This inverter naturally prevents signal backflow through its inverting function, eliminating the need for problematic sizing adjustments while maintaining manufacturing precision

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The third inverter uses the inversion principle to prevent signal backflow by inverting the signal twice (once in master latch, once in third inverter), ensuring unidirectional signal flow without requiring asymmetric sizing that causes taper issues

Inventive Principle:
Principle #13The other way round (Inversion)

3Reliability

If additional transistors are added to prevent signal backflow, then signal backflow is prevented, but the number of transistors increases

Engineering Contradiction:
Improvesignal backflow preventionVSAvoidnumber of transistors
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The third inverter serves multiple functions simultaneously: it transfers signals from master to slave latch, prevents signal backflow, and maintains signal integrity. This multi-functionality achieves reliability improvement without proportionally increasing device complexity

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The signal transfer and backflow prevention functions are merged into a single third inverter component, rather than requiring separate components. This consolidation achieves the desired reliability while minimizing the increase in transistor count

Inventive Principle:
Principle #5Merging (Combining)

4Ease of manufacture

If conventional flip-flop design is used, then layout is simpler, but layout efficiency is reduced due to taper issues and design limitations

Engineering Contradiction:
Improvelayout simplicityVSAvoidlayout efficiency
Core Design Contradiction:
Ease of manufactureVSProductivity

Solution Approach 1:

The flip-flop layout is segmented into distinct functional regions (master latch, third inverter, slave latch) that can be systematically arranged. This segmentation improves layout efficiency by reducing interconnections and optimizing signal paths, while maintaining manufacturing simplicity through standardized cell design

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS10720909B2Flip-flop including 3-state inverter
Publication Date: 2020.07.21 SAMSUNG ELECTRONICS CO LTD
  • US10720909B2 patent drawing
  • US10720909B2 patent drawing
  • US10720909B2 patent drawing

AI summary

A flip-flop includes an input interface, a first latch, a third inverter, and a second latch. The third inverter and the fifth inverter include first transistors of a first type formed between a first power contact and a second power contact supplied with a power supply voltage on first-type fins, and second transistors of a second type formed between a first ground contact and a second ground contact supplied with a ground voltage on second-type fins.