Inverter Gate Timing for Mixed-Semiconductor Switch Switchover

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional inverter systems using semiconductor switches of different materials face issues with short pulses and overvoltage due to the switchover timing, especially at high modulation depths, leading to potential component damage and inefficiencies.

Innovation Solution

The method involves actuating a circuit arrangement for power semiconductors in an inverter to switch between semiconductor materials at the first or last switching time within a clock period, rather than at the end or start, allowing for independent phase switchover and reducing switching losses.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If switchover between semiconductor materials is performed at the end of modulation period or start of next period, then switching operations are simplified, but short pulses occur at high modulation depths causing overvoltage and component damage

Engineering Contradiction:
Improveswitching operation complexityVSAvoidcomponent safety
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies preliminary action by performing the semiconductor material switchover at the first or last switching time of the switchover between semiconductor switches, rather than at the end of modulation period. This timing ensures that the switchover occurs when the switch is already in the process of switching, preventing short pulses and overvoltage while maintaining simplified switching operations.

Inventive Principle:
Principle #10Preliminary action

2Ease of operation

If switchover between semiconductor materials is performed at fixed timing, then control is simplified, but short pulse suppression is insufficient at high modulation depths

Engineering Contradiction:
Improvecontrol simplicityVSAvoidshort pulse and overvoltage
Core Design Contradiction:
Ease of operationVSObject-affected harmful factors

Solution Approach 1:

The patent applies parameter changes by dynamically adjusting the switchover timing based on the modulation depth and the specific semiconductor material being switched to. The control unit determines the optimal switchover time by considering the saturation time of electron-hole plasma and the switching characteristics of different semiconductor materials, thereby suppressing short pulses while maintaining control simplicity.

Inventive Principle:
Principle #35Parameter changes

3Power

If silicon semiconductor switches are used with high modulation depths, then power output is increased, but short pulses cause higher overvoltage and component destruction

Engineering Contradiction:
Improveinverter power outputVSAvoidovervoltage and component damage
Core Design Contradiction:
PowerVSObject-affected harmful factors

Solution Approach 1:

The patent introduces an intermediary control mechanism that coordinates the switchover between different semiconductor materials with the switching timing of semiconductor switches. By using the switching time of the semiconductor switch as an intermediary reference point, the system can safely operate at high modulation depths without generating harmful short pulses or overvoltage that would damage components.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12255525B2Method for actuating a circuit arrangement for power semiconductors
Publication Date: 2025.03.18 ZF FRIEDRICHSHAFEN AG
  • US12255525B2 patent drawing
  • US12255525B2 patent drawing

AI summary

A method for actuating a circuit arrangement for power semiconductors of an inverter with at least one phase, having at least two semiconductor switches, each of which has at least two power semiconductors consisting of different semiconductor materials and connected in parallel with one another, wherein the method includes switching over between the at least two power semiconductors of different semiconductor materials within a clock period in each of the phases in each case at a first or last switching time of a switchover between the at least two semiconductor switches.