IO Signal Inversion Control for Lower-Power Chip Interfaces

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High power consumption in integrated circuit devices, particularly due to excessive switching activities in input-output (IO) blocks, leads to increased electrical noise and reduced performance, especially when multiple integrated circuits are used in close proximity.

Innovation Solution

The implementation of IO circuitry with monitoring and multiplexer circuits that selectively couple IO signals or their inverted versions based on bit transition thresholds, reducing power consumption by encoding signals to require lower power transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If high switching frequencies are used to improve integrated circuit performance, then processing speed and functionality are enhanced, but power consumption increases and electrical noise is generated

Engineering Contradiction:
Improveswitching frequencyVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamic power management by monitoring bit transition activity in real-time and adaptively adjusting the IO block operating mode. When bit transitions exceed a threshold, the system dynamically switches to inverted signal mode to reduce switching activity and power consumption, thereby resolving the contradiction between maintaining high switching frequencies for performance and reducing power consumption.

Inventive Principle:
Principle #15Dynamics

2Speed

If high switching frequencies are used to improve integrated circuit performance, then processing capability is enhanced, but electrical and electromagnetic noise increases

Engineering Contradiction:
Improveswitching frequencyVSAvoidelectrical noise
Core Design Contradiction:
SpeedVSObject-generated harmful factors

Solution Approach 1:

The patent converts the harmful effect of high bit transition activity (which generates noise) into a beneficial control signal. The monitoring circuit detects excessive bit transitions and uses this information to trigger signal inversion, thereby transforming the noise-generating switching activity into a controlled state that reduces electromagnetic interference while maintaining signal integrity.

Inventive Principle:
Principle #22Blessing in disguise (Convert harm into benefit)

3Use of energy by moving object

If signal inversion is used to reduce power consumption, then energy efficiency is improved, but additional circuit complexity is introduced

Engineering Contradiction:
Improvepower consumptionVSAvoidcircuit complexity
Core Design Contradiction:
Use of energy by moving objectVSDevice complexity

Solution Approach 1:

The patent merges the monitoring function and signal inversion control into an integrated power management unit within the IO block. The monitoring circuit, inversion control logic, and multiplexer are combined into a unified structure that shares resources and control pathways, thereby reducing the overall circuit complexity added by the power-saving mechanism while maintaining its effectiveness.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS9735778B1Method and apparatuses for optimizing power management on an integrated circuit device
Publication Date: 2017.08.15 ALTERA CORP
  • US9735778B1 patent drawing
  • US9735778B1 patent drawing
  • US9735778B1 patent drawing

AI summary

Input-output (IO) circuitry for optimizing power management on an integrated circuit is disclosed. The IO circuitry includes monitoring circuitry and a multiplexer circuit that is controlled by the monitoring circuitry. The monitoring circuitry determines whether majority of the bits of an IO signal are transitioning from a first logical state to a second logical state. When a number of bit transitions of the IO signal exceeds a predetermined bit transition threshold, the monitoring circuitry may send a monitoring circuitry output to the multiplexer circuit to selectively couple an output signal to either the IO signal or an inverted IO signal. The IO circuitry further includes an additional multiplexer that receives the monitoring circuitry output and a clock signal. The additional multiplexer selects an additional output signal from the monitoring circuitry output and the clock signal based on a control signal that indicates a power-savings operation.