IPU Service Migration for Zero-Downtime Edge Maintenance

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Edge computing systems face challenges in maintaining continuous service and zero downtime due to resource constraints and remote location limitations, particularly in scenarios where rebooting or applying maintenance patches leads to service interruptions.

Innovation Solution

The implementation of an Infrastructure Processing Unit (IPU) that can seamlessly hand off services from a CPU to itself during reboot or maintenance, using independent power to maintain service continuity and leveraging accelerators to mitigate compute resource limitations, allowing for zero-downtime migrations and updates.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the CPU is rebooted or maintenance patches are applied, then system reliability is improved, but service continuity deteriorates causing downtime

Engineering Contradiction:
Improvesystem reliabilityVSAvoidservice downtime
Core Design Contradiction:
ReliabilityVSDuration of action of moving object

Solution Approach 1:

The IPU performs service migration in advance before the CPU reboot is initiated. The orchestrator detects the upcoming maintenance event and triggers the IPU to establish a secondary execution environment and migrate critical services beforehand, ensuring seamless continuity when the CPU reboots

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The IPU acts as an intermediary processing unit between the CPU and the services. During CPU reboot, the IPU temporarily assumes the role of executing services, serving as a bridge that maintains service availability while the CPU is unavailable

Inventive Principle:
Principle #24Intermediary (Mediator)

2Duration of action of moving object

If edge services are migrated to IPU during maintenance, then service continuity is maintained, but device complexity increases

Engineering Contradiction:
Improveservice continuityVSAvoiddevice complexity
Core Design Contradiction:
Duration of action of moving objectVSDevice complexity

Solution Approach 1:

The IPU is designed with multi-functionality to handle both its primary infrastructure functions and secondary service execution functions. This universal design allows the same hardware resource to serve multiple purposes without requiring entirely separate systems

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The system implements self-service through automated orchestration. The orchestrator automatically detects maintenance events, triggers service migration to the IPU, and manages the transition without requiring manual intervention, reducing operational complexity despite the added hardware

Inventive Principle:
Principle #25Self-service

3Productivity

If accelerators are used to mitigate compute resource limitations, then productivity is improved, but device complexity increases

Engineering Contradiction:
Improvecompute capabilityVSAvoiddevice complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The processing capabilities are segmented into different specialized units: the CPU for general-purpose computing, the IPU for infrastructure and service management, and accelerators for specific compute-intensive tasks. This segmentation allows each component to be optimized for its specific function while working together as an integrated system

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS20230342223A1Edge resource management
Publication Date: 2023.10.26 INTEL CORP
  • US20230342223A1 patent drawing
  • US20230342223A1 patent drawing
  • US20230342223A1 patent drawing

AI summary

Various aspects of methods, systems, and use cases include edge resource management, such as of a processor of an edge device. The edge device may include a processor to execute an application and a device including an interface to the processor and a network interface. The device may include circuitry to monitor a status of the processor; and based on the status and the application having an associated requirement, initiate a migration of execution of the application from the processor.