IR Drop Compensation for Sensing Memory Cells
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In memory systems, the resistance variations along electrical pathways between voltage drivers and control lines in different blocks lead to inconsistent voltage drops, affecting the sensing of memory cells and resulting in lower memory cell currents, which can cause misreading during operations.
Innovation Solution
A control circuit compensates for resistance differences by adjusting the sensing time and voltage discharge periods in sense amplifiers, ensuring consistent voltage delivery across blocks during parallel sensing operations, thereby maintaining accurate memory cell reading.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If parallel sensing operations are performed across multiple blocks, then productivity is improved, but resistance variations along electrical pathways cause inconsistent voltage drops leading to measurement errors
Solution Approach 1:
The patent adjusts sensing parameters (sensing time, voltage levels, discharge periods) based on the resistance characteristics of different blocks. By dynamically changing these parameters, the system compensates for IR drop variations and maintains accurate sensing across all blocks during parallel operations.
Solution Approach 2:
The system measures or estimates the resistance of electrical pathways to different blocks and uses this information to adjust sensing operations. This feedback mechanism allows the controller to compensate for voltage drops by modifying sensing timing and voltage levels, ensuring accurate readings despite resistance variations.
2Adaptability or versatility
If voltage is delivered over long electrical pathways to distant blocks, then adaptability is improved, but resistance causes larger voltage drops resulting in lower memory cell currents
Solution Approach 1:
The patent employs dynamic voltage delivery where the voltage levels and timing are adjusted based on the distance and resistance of the electrical pathway. For blocks further from the voltage driver, the system increases voltage levels and extends discharge periods to compensate for larger IR drops, maintaining reliable memory cell currents across all blocks.
3Measurement precision
If sensing time is extended to compensate for resistance variations, then measurement precision is improved, but operation time increases reducing productivity
Solution Approach 1:
The patent applies different sensing time durations to different blocks based on their specific resistance characteristics. Blocks with higher resistance receive extended sensing times, while blocks with lower resistance use standard sensing times. This localized approach maintains measurement precision where needed without unnecessarily extending operation time across all blocks.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach ensures accurate sensing and reading of memory cells by compensating for resistance variations, improving memory system reliability and performance by maintaining consistent memory cell currents across blocks.
Implementation Method 1
A control circuit provides a voltage from a voltage driver over an electrical pathway to a control line in a first block in a first plane and over an electrical pathway to a control line in a second block in a second plane during parallel sensing operations of a first group of memory cells in the first block and a second group of memory cells in the second block
Implementation Method 2
the control circuit discharges a first sense node in a first sense amplifier for a shorter period of time than a second sense node in a second sense amplifier to compensate for the difference in resistance along the electrical pathway between voltage driver to the first block and the second block
Data Source
AI summary
Technology is disclosed herein for sensing memory cells while compensating for resistance along an electrical pathway between a voltage driver and a control line connected to the memory cells. A control circuit provides a voltage from the voltage driver over a first electrical pathway to a control line in a first block and a second electrical pathway to a control line in a second block. The control circuit senses first memory cells in the first block and the second memory cells in the second block while compensating for a difference in resistance of the first and second electrical pathways. In one aspect, the control circuit discharges a first sense node for a different period of time than a second sense node to compensate for the difference in resistance. Compensating for the difference in resistance compensates for a different IR drop of the electrical pathways.