Processor Core ISA Version Routing for Execution Compatibility

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing electronic devices with multiple processor cores face challenges in executing instructions efficiently across different versions of Instruction Set Architectures (ISAs), leading to increased power consumption and potential errors due to the need for compiling executable files to the lowest common ISA version, which can render high-performance cores ineffective.

Innovation Solution

An electronic device selectively uses cores and various versions of ISAs based on version information recorded in executable files, allowing for error-free execution while optimizing processing speed and reducing power consumption by allocating tasks to appropriate cores capable of understanding specific ISA versions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If executable files are compiled with the lowest version of ISA to ensure compatibility across all cores, then all cores can execute instructions without error, but processing speed decreases and power consumption increases

Engineering Contradiction:
Improveexecution compatibilityVSAvoidprocessing speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The system dynamically selects which core executes each instruction based on the ISA version requirements of that specific instruction. The execution unit monitors the ISA version of incoming instructions and switches between cores with different ISA capabilities in real-time, allowing the system to adapt its configuration dynamically rather than being fixed to a single ISA version

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The instruction stream is segmented into individual instructions, each with its own ISA version requirement. Instead of treating the entire executable as a monolithic unit that must be compiled for a single ISA version, the system processes instructions individually and routes them to appropriate cores based on their specific ISA compatibility requirements

Inventive Principle:
Principle #1Segmentation

2Reliability

If executable files are compiled with the lowest version of ISA to ensure compatibility across all cores, then all cores can execute instructions without error, but power consumption increases due to inefficient processing

Engineering Contradiction:
Improveexecution compatibilityVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The system dynamically selects which core executes each instruction based on the ISA version requirements of that specific instruction. The execution unit monitors the ISA version of incoming instructions and switches between cores with different ISA capabilities in real-time, allowing the system to adapt its configuration dynamically rather than being fixed to a single ISA version

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system changes the operational parameters of the processor by switching between cores with different ISA version capabilities based on the specific instruction being executed. This parameter change allows high-performance cores to handle instructions that require their advanced features, optimizing energy efficiency

Inventive Principle:
Principle #35Parameter changes

3Productivity

If a processor includes cores with different ISA versions, then processing capability is enhanced, but some cores may become useless when specific instructions are executed

Engineering Contradiction:
Improveprocessing capabilityVSAvoidcore utilization
Core Design Contradiction:
ProductivityVSAdaptability or versatility

Solution Approach 1:

The system dynamically selects which core executes each instruction based on the ISA version requirements of that specific instruction. The execution unit monitors the ISA version of incoming instructions and switches between cores with different ISA capabilities in real-time, allowing the system to adapt its configuration dynamically rather than being fixed to a single ISA version

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

Each core is designed to be universal in its capability to execute instructions, with higher-version cores capable of executing both their native ISA version instructions and lower ISA version instructions. This multi-functionality ensures that any core can potentially execute any instruction, and the system selects the most appropriate core for each task

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentEP3987395B1Electronic device for executing instructions using processor cores and various versions of instruction set architectures
Publication Date: 2023.10.18 SAMSUNG ELECTRONICS CO LTD
  • EP3987395B1 patent drawingFigure 1
  • EP3987395B1 patent drawingFigure 2
  • EP3987395B1 patent drawingFigure 3

AI summary

In various embodiments, an electronic device may include: a processor including a plurality of cores, and a memory connected to the processor. The memory may store instructions which, when executed, cause the processor to, based on an abort of an execution of an instruction in a first core among the plurality of cores, determine whether a second core capable of executing the instruction exists in the plurality of cores, and to transfer the execution of the instruction to the second core, based at least on determining that the second core exists among the plurality of cores.