Island-like Etch Stop Layers for Interconnect Capacitance Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In semiconductor devices, the use of blanket etch stop layers with higher dielectric constants than low-k inter-metal dielectric layers increases capacitive coupling between conductive interconnects, leading to degraded RC delay in signal propagation.
Innovation Solution
Implementing island-like etch stop layers that cover only a partial region of the metallization layer and inter-metal dielectric layers, reducing the area of dielectric block coverage and thus minimizing capacitive coupling between neighboring metallization layers.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If blanket etch stop layers are used to provide complete coverage over metallization layers, then etching protection and manufacturing reliability are improved, but parasitic capacitance and RC delay increase due to larger dielectric block area
Solution Approach 1:
The patent divides the continuous blanket etch stop layer into discrete island-like etch stop blocks that are positioned only at specific locations where via etching is required. This segmentation maintains etching protection at critical points while eliminating unnecessary dielectric material that would otherwise contribute to parasitic capacitance across the entire metallization layer.
Solution Approach 2:
The patent applies etch stop functionality locally rather than uniformly across the entire substrate. Island-like etch stop blocks are placed only where needed for via formation, providing localized etching protection while minimizing the overall dielectric block area. This local quality approach ensures reliable etching where required while reducing parasitic capacitance in regions where etch stop coverage is not necessary.
2Speed
If low-k inter-metal dielectric layers are used to reduce parasitic capacitance, then signal propagation speed is improved, but the need for etch stop layers with higher dielectric constants creates localized capacitance increases
Solution Approach 1:
The patent segments the etch stop layer into discrete islands rather than using a continuous blanket layer. This allows the low-k dielectric to remain exposed in most areas, maintaining low parasitic capacitance and fast signal propagation, while isolated etch stop blocks provide necessary etching protection only where via formation is required, minimizing their capacitive impact.
Solution Approach 2:
The patent applies different dielectric properties locally: low-k inter-metal dielectric material is used in regions where signal propagation occurs to minimize capacitance, while higher dielectric constant etch stop blocks are applied locally only where etching protection is needed. This local differentiation optimizes both signal speed and etching reliability without compromising either function.
Data Source
AI summary
An interconnect structure includes a damascene structure, an inter-metal dielectric (IMD), a dielectric block and a metal via. The inter-metal dielectric layer is over the damascene structure. The dielectric block is embedded in the IMD layer and has a different etch selectivity than the IMD layer. The metal via is in the IMD layer and through the dielectric block to electrically connect the damascene structure.