Image Signal Processor High Frame Rate Setting Margin

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Image signal processors struggle to perform efficient image processing on high-frame-rate image data due to insufficient setting margins, leading to abnormal operation and incomplete processing.

Innovation Solution

An image processing system with a control processor generating and transmitting setting information for multiple frames, and an image signal processor that performs processing on these frames using a fast readout circuit to store and provide setting values, ensuring completion interrupts are generated for each frame set, thereby securing a sufficient setting margin.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the image signal processor processes image frames at high frame rates, then the productivity is improved, but the setting margin becomes insufficient leading to abnormal operation

Engineering Contradiction:
Improveframe rate processing capabilityVSAvoidprocessing completion reliability
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The fast readout circuit stores setting values for multiple future frames in advance before the current frame processing is completed. This preliminary preparation of setting information ensures that when high-frame-rate data arrives, the processor has sufficient time to complete processing without abnormal operation, resolving the contradiction between high productivity and processing reliability.

Inventive Principle:
Principle #10Preliminary action

2Device complexity

If the image signal processor uses traditional setting information delivery, then the device complexity is low, but the setting margin is insufficient for high frame rates

Engineering Contradiction:
Improvecontrol structure simplicityVSAvoidsetting preparation time
Core Design Contradiction:
Device complexityVSLoss of time

Solution Approach 1:

The patent introduces a time dimension to the setting information delivery by storing multiple frames' setting values in advance in the fast readout circuit. Instead of delivering settings frame-by-frame sequentially, the system prepares settings for multiple future frames simultaneously, eliminating the time loss without significantly increasing device complexity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Adaptability or versatility

If the image signal processor receives setting information frame-by-frame, then the adaptability is high, but the processing cannot keep up with high frame rates

Engineering Contradiction:
Improveframe-by-frame setting adaptabilityVSAvoidprocessing speed
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The fast readout circuit pre-stores setting values for multiple frames (N frames) before processing begins. This allows the image signal processor to retrieve settings immediately during high-speed processing without waiting for frame-by-frame delivery, maintaining adaptability while achieving the required processing speed for high frame rates.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11538142B2Image signal processor, operating method thereof, and image processing system including the image signal processor
Publication Date: 2022.12.27 SAMSUNG ELECTRONICS CO LTD
  • US11538142B2 patent drawing
  • US11538142B2 patent drawing
  • US11538142B2 patent drawing

AI summary

An image signal processor, an operating method thereof, and an image processing system are provided. The image processing system includes: a control processor configured to generate and output setting information corresponding to N (where N is an integer of 2 or more) image frames; and an image signal processor configured to perform image processing on the N image frames received from an image sensor based on the setting information, and generate an interrupt signal and transmit the interrupt signal to the control processor based on completion of the image processing performed on the N image frame.