Iterative Demodulation Feedback for Hard-Decision Decoding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing communication systems face challenges in accurately demodulating and decoding differentially modulated signals, particularly in noisy channels, leading to performance degradation and increased complexity in receiver designs.
Innovation Solution
The proposed solution involves a receiver architecture that combines differential or coherent demodulation with iterative noise suppression and channel estimation, using a weighted sum of received and estimated symbols to improve demodulation accuracy, and incorporates a symbol buffer for iterative processing, allowing for flexible complexity-performance trade-offs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If hard-decision decoding methods are used, then device complexity is reduced, but decoding reliability deteriorates
Solution Approach 1:
The patent implements an iterative feedback mechanism where the hard decision decoder output is fed back through an interleaver and modulator to generate refined symbol estimates. This feedback loop allows the system to progressively improve decoding reliability by incorporating decoded information back into the demodulation process, effectively resolving the contradiction between using simple hard-decision decoders and achieving high reliability.
Solution Approach 2:
The patent introduces intermediate processing blocks (interleaver, modulator, and combiner) that mediate between the hard decision decoder and the differential demodulator. These intermediary components transform the hard decision output into refined symbol estimates that can be combined with original received symbols, enabling the simple hard-decision decoder to achieve reliability comparable to complex soft-decision decoders.
2Measurement precision
If iterative demodulation and decoding is implemented, then demodulation accuracy is improved, but device complexity increases
Solution Approach 1:
The patent segments the receiver into distinct functional blocks: differential demodulator, hard decision decoder, interleaver, modulator, and combiner. Each block performs a specific function, allowing the iterative process to be implemented through simple, modular components rather than a monolithic complex structure. This segmentation enables iterative processing while keeping individual component complexity low.
Solution Approach 2:
The patent implements a simplified iterative process that performs partial demodulation refinement through the feedback loop. Rather than implementing full soft-decision iterative processing, the system uses hard-decision feedback with selective combining, achieving sufficient accuracy improvement with reduced computational complexity by performing only the necessary iterative refinements.
3Reliability
If noise suppression combining received and estimated symbols is used, then bit error rate is reduced, but memory requirements increase
Solution Approach 1:
The patent creates a simplified copy of the modulation process by passing hard decision decoder output through an interleaver and modulator to generate estimated symbols. This copying mechanism produces refined symbol estimates without requiring storage of multiple complete signal versions, as the estimation is generated on-demand through the feedback loop, reducing memory requirements while still enabling noise suppression combining.
Data Source
Figure 1
Figure 2~4
Figure 5~6
AI summary
Receivers and methods of operation are described. A receiver for a modulated signal of a communication system, comprises a demodulator to demodulate the received modulated symbols of a received signal into received soft-bits. A hard-decision decoder is arranged and configured to decode the received soft-bits into decoded bits. A feedback loop is arranged to provide feedback from the hard decision decoder to the demodulator. the feedback loop is configured to re-encode the decoded bits from the hard-decision decoder into re-encoded bits. The demodulator is further arranged and configured to iteratively demodulate the received modulated signal using an output of the feedback loop.