JFET High-to-Low Voltage Data Transfer in Gate Driver Circuits
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
High voltage semiconductor devices face challenges in reliable data transmission between high voltage and low voltage domains due to susceptibility to high electric fields, which affects the efficiency of signal processing and data exchange.
Innovation Solution
A high voltage semiconductor device utilizing a junction transistor device to pass high voltage data signals from the high voltage domain to the low voltage domain, with a p-type junction transistor structure that is designed to minimize susceptibility to high voltage interference, allowing for reliable data transmission without complex technologies or additional chip area and process costs.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional coupling elements (transformers, optocouplers) are used to transmit data from high voltage domain to low voltage domain, then data transmission can be achieved, but device complexity and chip area increase
Solution Approach 1:
The patent extracts the essential function of data transmission from high voltage to low voltage domain and implements it using a simplified coupling element (capacitive coupling) rather than complex traditional components. This removes unnecessary complexity while maintaining the core functionality of isolated data transmission.
Solution Approach 2:
The patent introduces an intermediate coupling mechanism (capacitive coupling element) that mediates data transmission between the high voltage domain and low voltage domain. This intermediary approach enables reliable data transmission without direct electrical connection, avoiding the complexity of transformers or optocouplers.
2Ease of manufacture
If IGFETs (MOSFETs) are used for data transmission in high voltage domain, then integration is easy, but susceptibility to high voltage interference increases
Solution Approach 1:
The patent replaces the field-effect mechanism of MOSFETs (which uses electric fields that are susceptible to high voltage interference) with a junction transistor mechanism that uses minority carrier injection. This substitution maintains ease of integration in CMOS technology while significantly reducing susceptibility to high voltage interference.
Solution Approach 2:
The patent changes the operating parameters and mechanism of the transistor from field-effect control (MOSFET) to junction-based control (BJT). This parameter change involves switching from voltage-controlled channel formation to current-controlled minority carrier injection, which is inherently more resistant to high voltage interference.
3Productivity
If elements susceptible to high electric fields are used at the interface between high voltage and low voltage domains, then data transmission can occur, but transmission reliability decreases
Solution Approach 1:
The patent converts the potentially harmful effect of high electric fields at the interface into a beneficial isolation mechanism. By using capacitive coupling, the high voltage difference creates strong electric field confinement that prevents interference from affecting the low voltage domain, thus improving reliability while maintaining data transmission efficiency.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution enables reliable data transmission with high voltage blocking capability, supporting voltage separation between domains and reducing the impact of backgate effects, thus improving the performance and reliability of gate driver circuits.
Implementation Method 1
A junction transistor device is configured to pass the high voltage data signal from the high voltage domain to the low voltage domain
Implementation Method 2
Elements interfacing between the high voltage domain and the low voltage domain can be susceptible to high electric fields
Data Source
Figure 1~2
Figure 3~4
Figure 5
AI summary
A gate driver circuit includes a low side part (100) and a high side part (200). The low side part (100) outputs a first gate drive signal between a first gate output and a first reference potential (VSS). The high side part (200) generates a high side data signal and outputs a second gate drive signal between a second gate output and a second reference potential (VS). A p-channel junction field effect transistor structure (300) passes the high side data signal to the low side part (100) .