Joint LDPC-XOR ECC for Faster Multi-Page Error Recovery

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data storage devices require significant processing power to decode multiple pages with errors due to separate LDPC and XOR operations, leading to slow correction performance.

Innovation Solution

Implementing a joint LDPC and XOR (JLX) error correction scheme that utilizes parity of the LDPC code to correct errors in XOR stripes of data, using scrambling seeds to recover failed codewords.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If separate LDPC and XOR operations are used to correct errors in multiple data pages, then error correction capability is provided, but processing power requirements increase and correction performance slows down

Engineering Contradiction:
Improveerror correction capabilityVSAvoidcorrection performance speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent combines separate LDPC and XOR error correction operations into a unified joint processing architecture. The JLX decoder integrates LDPC decoding with XOR-based error correction, allowing simultaneous execution of both operations on multiple failed codewords. This merging eliminates sequential processing overhead and enables parallel error correction across multiple data pages, thereby maintaining reliability while significantly improving correction performance speed.

Inventive Principle:
Principle #5Merging (Combining)

2Reliability

If multiple pages of data experience errors and separate decoding operations are performed, then error correction is attempted, but a large amount of processing power is needed

Engineering Contradiction:
Improveerror recovery capabilityVSAvoidprocessing power consumption
Core Design Contradiction:
ReliabilityVSPower

Solution Approach 1:

The joint LDPC-XOR decoder merges resource-intensive LDPC decoding operations with XOR-based error correction into a single integrated processing pipeline. By combining these operations, the system avoids executing full LDPC decoding on every failed codeword independently. Instead, XOR operations provide quick error correction for multiple pages simultaneously, reducing overall processing power consumption while maintaining comprehensive error recovery capability.

Inventive Principle:
Principle #5Merging (Combining)

3Reliability

If traditional separate LDPC and XOR operations are used, then error correction is provided, but processing time increases

Engineering Contradiction:
Improvedata decoding reliabilityVSAvoiddecoding time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent merges separate LDPC and XOR decoding operations into a unified JLX decoding process that executes both operations concurrently on multiple failed codewords. This integration eliminates the time penalty of sequential execution, where one operation must complete before the other begins. The joint architecture processes error correction and decoding in parallel, significantly reducing total decoding time while preserving data decoding reliability through the complementary error correction mechanisms.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS12451904B1Data storage device with joint error correction code engines
Publication Date: 2025.10.21 SANDISK TECHNOLOGIES LLC
  • US12451904B1 patent drawing
  • US12451904B1 patent drawing
  • US12451904B1 patent drawing

AI summary

Examples described herein provide a joint LDPC and XOR (JLX) error correction scheme that utilizes parity of the LDPC code to correct errors in XOR stripes of data, allowing improved protection against error. For example, when decoding of a codeword fails, an XOR operation is performed on the other codewords within the same XOR stripe to generate a copy of the failed codeword. The copy of the failed codeword is used as a soft bit input to an LDPC decoder, providing a sense of where errors in the failed codeword may be situated. The LDPC decoder may then recover the failed codeword. The scrambling seed used for encoding pages of data may also be used for recovering from error in a JLX ECC operation.