JTAG Bus Routers Using Falling TCK Edges to Cut Access Time

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing JTAG scan access methods in integrated circuit systems face issues with extended access times due to serial connections and board removal problems, and existing JTAG routers either lengthen access times or require complex and costly encoding/decoding processes.

Innovation Solution

A JTAG router device that operates on the falling edge of the TCK signal, allowing direct access to JTAG device strings without extending access time and eliminating the need for complex encoding/decoding, using a simplified Falling Edge Router (FER) that addresses and selects device strings during inactive JTAG bus operations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If serial JTAG connections are used to access multiple IC devices, then all devices can be accessed through a single controller, but access time is extended due to the number of serial bits that must be shifted

Engineering Contradiction:
Improveability to access multiple devicesVSAvoidaccess time
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The system is divided into multiple independent JTAG domains, each with its own controller. This allows parallel access to multiple device strings simultaneously, eliminating the sequential access bottleneck of traditional serial connections while maintaining the ability to access numerous devices across multiple boards.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If JTAG routers are used to enable direct access to individual boards, then board removal does not disable connections, but the routers lengthen access times and require complex encoding/decoding processes

Engineering Contradiction:
Improveboard removal toleranceVSAvoidencoding/decoding complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

Each JTAG domain operates independently with its own controller and device strings. The system uses self-contained domains that do not require complex routing or encoding/decoding mechanisms. When a board is removed, other domains continue to function independently, providing automatic fault isolation without requiring complex reconfiguration or encoding schemes.

Inventive Principle:
Principle #25Self-service

3Adaptability or versatility

If JTAG routers are used to enable direct access to individual boards, then board removal does not disable connections, but access times are lengthened

Engineering Contradiction:
Improveboard removal toleranceVSAvoidaccess time
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The system divides JTAG resources into separate independent domains, allowing simultaneous access to multiple device strings across different boards without sequential delays. This segmentation eliminates the access time penalty associated with traditional JTAG routers while maintaining board removal tolerance through domain independence.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Multiple JTAG domains can operate simultaneously and independently, allowing continuous parallel access to multiple device strings. This eliminates the sequential access delays inherent in router-based systems, as each domain maintains its own continuous access path to the controller without requiring router intervention or time-multiplexing.

Inventive Principle:
Principle #20Continuity of useful action

Data Source

PatentUS12416670B2Falling clock edge JTAG bus routers
Publication Date: 2025.09.16 TEXAS INSTRUMENTS INC
  • US12416670B2 patent drawing
  • US12416670B2 patent drawing
  • US12416670B2 patent drawing

AI summary

A falling edge controller includes a controller having an inverted TCK (Test Clock) input, a TMS (Test Mode Select) input, a shift register control output, an update register control output, and a shift output; a shift register having a TDI (Test Data In) input, a shift register control input coupled to the shift register control output, address inputs, a select input, address and select outputs, and a TDO (Test Data Out) output; an update register having address and select inputs coupled to the address and select outputs, an update register control input coupled to the update register control output, address outputs coupled to the address inputs, and a select output coupled to the select input; and address circuitry having address inputs coupled to the address outputs, and having an enable output.