Logical-to-Physical Mapping for Two-Terminal Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Traditional memory management techniques for flash memory, such as NAND Flash, face challenges with write amplification, wear leveling, and large system footprints due to their inability to support in-place overwrites, leading to reduced memory endurance and performance degradation.
Innovation Solution
The implementation of a memory device with a controller that provides logical-to-physical (L2P) mapping using a thin and efficient L2P table, allowing for in-place overwrites and reducing memory management overhead by grouping logical blocks into logical groups that map to physical groups, thereby supporting two-terminal resistive-switching memory technology.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If traditional memory management techniques for NAND Flash are used, then write amplification occurs and wear leveling is required, but memory endurance is reduced and performance degrades
Solution Approach 1:
The patent changes the fundamental parameter of memory cell structure from three-terminal NAND Flash to two-terminal resistive-switching memory cells. This structural parameter change enables in-place overwrites without requiring read-before-write operations, eliminating write amplification and wear leveling requirements, thereby simultaneously improving memory endurance and maintaining write performance
2Measurement precision
If traditional L2P mapping with detailed tracking is used, then address translation is accurate, but system footprint increases and management overhead grows
Solution Approach 1:
The patent extracts and eliminates unnecessary L2P mapping entries by leveraging the in-place overwrite capability of two-terminal memory cells. Since data can be overwritten directly without read-before-write sequences, the patent removes the need for tracking individual page-level mappings, retaining only essential block-level mappings. This extraction reduces the L2P table size and management overhead while preserving sufficient address translation accuracy
Data Source
AI summary
One potential result of differing characteristics for certain two-terminal memory (TTM) is that memory management techniques, such as logical-to-physical (L2P), can differ as well. Previous memory management techniques do not adequately leverage the advantages associated with TTM. For example, by identifying and leveraging certain advantageous characteristics of TTM, L2P tables can be designed to be smaller and more efficient, which can allow the L2P table to be stored in memory that is faster and/or closer (or integrated into) an associated controller. Moreover, other memory management operations such as wear-leveling, recovery from power loss, and so forth, can be more efficient.