Priority-Based Interface Selection for Link Aggregation Time Sync

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Time synchronization in distributed systems with link aggregation can lead to asymmetry due to different network link delays, causing inaccurate clock operations and potential failures when primary and secondary links become unavailable.

Innovation Solution

Implementing a priority-based LAG interface selection process, either statically or dynamically, to ensure consistent and reliable time synchronization by designating optimal network links for time synchronization messages, with static priorities assigned by users or derived dynamically based on interface indexes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If link aggregation is used to provide redundant network paths, then reliability is improved, but time synchronization asymmetry occurs due to different link delays

Engineering Contradiction:
Improvenetwork redundancyVSAvoidtime synchronization accuracy
Core Design Contradiction:
ReliabilityVSMeasurement precision

Solution Approach 1:

The system pre-selects a designated interface from multiple LAG interfaces before time synchronization occurs. This preliminary selection ensures that both forward and reverse timing messages traverse the same network path, eliminating asymmetry caused by different link delays while maintaining the redundancy benefits of link aggregation.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent applies different characteristics to different interfaces within the LAG group. One interface is designated as the primary interface for time synchronization messages, while other interfaces remain available for general data traffic. This local differentiation resolves the contradiction by dedicating specific paths to specific functions.

Inventive Principle:
Principle #3Local quality

2Measurement precision

If static priority-based interface selection is implemented, then time synchronization consistency is improved, but adaptability to dynamic link conditions deteriorates

Engineering Contradiction:
Improvetime synchronization consistencyVSAvoiddynamic link condition response
Core Design Contradiction:
Measurement precisionVSAdaptability or versatility

Solution Approach 1:

The system dynamically monitors the availability and status of LAG interfaces and can re-select the designated interface based on current conditions. When the primary interface becomes unavailable, the system automatically switches to an alternate interface, maintaining both consistency during normal operation and adaptability during failures.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The system continuously monitors link status and uses this feedback to determine whether to maintain the current designated interface or switch to an alternate interface. This feedback mechanism enables the system to adapt to dynamic conditions while preserving time synchronization consistency through controlled re-selection.

Inventive Principle:
Principle #23Feedback

3Reliability

If primary and secondary links are designated for time synchronization, then reliability is improved, but device complexity increases due to interface management

Engineering Contradiction:
Improvetime synchronization redundancyVSAvoidinterface management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The LAG interface selection mechanism serves multiple functions: it designates primary and secondary interfaces for time synchronization, manages failover automatically, and maintains compatibility with standard LAG operations. This multi-functionality reduces the need for separate management systems while improving reliability.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20250096918A1Priority-based designated interface selection in a link aggregation group
Publication Date: 2025.03.20 HEWLETT PACKARD ENTERPRISE DEV LP
  • US20250096918A1 patent drawing
  • US20250096918A1 patent drawing
  • US20250096918A1 patent drawing

AI summary

In some examples, a first electronic device includes a plurality of interfaces to network links that are part of a link aggregation group. A first time clock selects, from the plurality of interfaces based on priorities associated with the plurality of interfaces, a designated interface to use for a time synchronization process, where the priorities include a first priority assigned to a first interface, a second priority assigned to a second interface, and a third priority assigned to a third interface. The first time clock sends, using the designated interface, a timing message of the time synchronization process to a second electronic device that includes a second time clock to which the first time clock of the first electronic device is to be synchronized according to the time synchronization process.