LAN Controller IPMI Packet Analysis for Storage Power Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The existing remote power control methods for storage apparatuses using IPMI protocol require a dedicated circuit chip, increasing fabrication costs and power consumption, as the CPU in the storage apparatus must be active to analyze power control packets even in standby mode.

Innovation Solution

A communication control apparatus that uses a server apparatus with a LAN controller and CPU to create and transmit power supply and disconnection packets, utilizing the Wake-On-LAN function to manage power states without the need for a dedicated circuit chip in the storage apparatus, allowing power control through standard LAN controller functions.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a dedicated circuit chip is provided to analyze IPMI packets for remote power control, then reliable power control is achieved, but fabrication cost increases

Engineering Contradiction:
Improveremote power control reliabilityVSAvoidfabrication cost
Core Design Contradiction:
ReliabilityVSEase of manufacture

Solution Approach 1:

The patent extracts the IPMI packet analysis function from the main CPU and implements it in the LAN controller's ROM. This allows the LAN controller to independently analyze power control packets and trigger CPU activation, eliminating the need for a separate dedicated circuit chip while maintaining reliable remote power control functionality

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The LAN controller is enhanced to perform multiple functions: it handles both data communication and power control packet analysis. By storing IPMI packet analysis routines in the LAN controller's ROM, the controller becomes a multi-functional component that can operate independently to manage power states without requiring additional specialized hardware

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Speed

If a dedicated circuit chip is constantly activated to wait for IPMI packets, then power control responsiveness is improved, but power consumption increases

Engineering Contradiction:
Improvepower control responsivenessVSAvoidpower consumption
Core Design Contradiction:
SpeedVSUse of energy by moving object

Solution Approach 1:

The IPMI packet analysis routines are pre-loaded into the LAN controller's ROM during manufacturing. This preliminary action enables the LAN controller to immediately analyze power control packets upon reception without requiring the main CPU to be continuously active, achieving fast responsiveness while maintaining low standby power consumption

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The LAN controller serves itself by independently analyzing IPMI packets using its internal ROM routines. When a power control packet is received, the LAN controller autonomously processes the packet and triggers the necessary power state transitions, eliminating the need for continuous CPU operation and reducing overall system power consumption

Inventive Principle:
Principle #25Self-service

3Use of energy by moving object

If the main CPU is not operated in standby power state, then power consumption is reduced, but ability to analyze received packets is lost

Engineering Contradiction:
Improvepower consumptionVSAvoidpacket analysis capability
Core Design Contradiction:
Use of energy by moving objectVSEase of operation

Solution Approach 1:

The patent segments the packet analysis function from the main CPU and assigns it to the LAN controller. This segmentation allows the LAN controller to handle IPMI packet analysis independently while the main CPU remains inactive in standby mode, achieving both low power consumption and maintained packet analysis capability

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The LAN controller acts as an intermediary between the external network and the main CPU. It receives and analyzes IPMI packets, then triggers CPU activation only when necessary for power control operations. This intermediary role enables the system to maintain packet analysis capability without requiring the main CPU to remain continuously operational

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS9471135B2Communication control apparatus, information processing apparatus, and information processing system
Publication Date: 2016.10.18 FUJITSU LTD
  • US9471135B2 patent drawing
  • US9471135B2 patent drawing
  • US9471135B2 patent drawing

AI summary

A communication control apparatus includes: a first receiving unit that receives a power supply packet; a power supply unit that performs a power supply control at the time of detecting reception of the power supply packet; and a second receiving unit that receives a power disconnection packet and outputs the power disconnection packet to an external control apparatus.