Latch Conversion for Programmable Logic Timing Optimization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Circuit designs for programmable logic devices often fail to meet timing, power consumption, and area constraints, necessitating modifications during the implementation flow to achieve specified design goals.
Innovation Solution
A computer-implemented method that selects and converts circuit elements, such as combinatorial logic elements and flip-flops, into latches to improve timing and reduce costs, including area usage and power consumption, by performing iterative timing analysis and accepting conversions that meet timing constraints or reduce cost functions.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If circuit elements are converted to latches to improve timing, then timing performance improves, but device complexity increases
Solution Approach 1:
The patent transforms circuit elements by changing their operational parameters - specifically converting flip-flops and combinatorial logic elements into latches. This parameter change enables the circuit to achieve better timing performance while managing complexity through systematic transformation rules and cost function evaluation.
2Area of stationary object
If circuit elements are converted to latches to reduce area consumption, then area usage decreases, but manufacturing precision requirements increase
Solution Approach 1:
The patent implements a feedback mechanism through iterative timing analysis. After converting circuit elements to latches, the system performs timing analysis to verify whether timing constraints are still satisfied. This feedback loop allows the optimization process to adjust and refine the circuit design, ensuring manufacturing precision requirements are met while achieving area reduction.
3Speed
If iterative timing analysis is performed to optimize circuit design, then timing performance improves, but loss of time increases
Solution Approach 1:
The patent applies partial action by performing timing analysis selectively - not on the entire circuit design repeatedly, but focusing on specific portions that have been modified through latch conversion. This approach achieves timing optimization while minimizing the time loss associated with repeated full-circuit analysis.
4Use of energy by moving object
If circuit elements are converted to latches to reduce power consumption, then energy usage decreases, but device complexity increases
Solution Approach 1:
The patent utilizes parameter changes by transforming circuit elements into latches, which have different power consumption characteristics. This transformation reduces overall power consumption while the systematic approach to element selection and conversion manages the increase in device complexity through cost function evaluation and iterative optimization.
Data Source
AI summary
A computer-implemented method of implementing a circuit design within a programmable logic device can include selecting at least one circuit element of the circuit design. The selected circuit element can be converted to a latch. A timing analysis can be performed upon the circuit design after conversion of the selected circuit element to a latch. A determination can be made by a computer as to whether the timing of the circuit design improves and the conversion of the selected circuit element to a latch can be accepted when the timing of the circuit design improves. The circuit design can be output.