Latch Initialization for Data Storage Read Disturb Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Non-volatile data storage devices face performance degradation due to large leakage currents and read disturb effects caused by programming common values in adjacent storage elements, which existing methods attempt to mitigate through data scrambling or dummy data insertion, but these solutions consume resources and are inefficient.
Innovation Solution
A data storage device initializes a latch with a randomized bit sequence instead of a common value, reducing the likelihood of programming common values in adjacent elements, thereby minimizing leakage currents and read disturb effects without the need for dummy data insertion.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Object-affected harmful factors
If data scrambling or dummy data insertion is used to avoid programming common values to adjacent storage elements, then read disturb effects and leakage current are reduced, but device complexity and resource consumption increase
Solution Approach 1:
The latch is initialized with a randomized bit sequence before the write operation begins. This preliminary randomization ensures that when data is written to the memory array, adjacent storage elements are less likely to receive identical values, thereby reducing read disturb effects and leakage current without requiring complex dummy data insertion or post-processing scrambling operations
2Object-generated harmful factors
If dummy data is inserted to avoid programming common values to adjacent storage elements, then leakage current is reduced, but power consumption increases
Solution Approach 1:
The latch initialization circuit generates a randomized bit sequence at the beginning of the write operation, before data is transferred from the controller to the memory array. This preliminary randomization prevents sequences of common values from being programmed to adjacent storage elements, reducing leakage current without the need to transfer power-consuming dummy data over the bus between controller and memory
Solution Approach 2:
The memory device performs self-randomization through its internal latch initialization circuit, which generates randomized bit sequences autonomously without requiring external intervention from the controller. This self-service approach eliminates the need for power-intensive dummy data transfer operations while achieving the same effect of preventing common value programming
3Object-affected harmful factors
If dummy data is transferred from controller to memory, then common value programming is avoided, but transfer time and productivity are reduced
Solution Approach 1:
The latch is initialized with a randomized bit sequence at the start of the write operation, before data transfer from the controller begins. This preliminary randomization ensures that gaps in the incoming data stream will not result in sequences of common values being programmed to adjacent storage elements, eliminating the need to wait for dummy data transfer and thus maintaining full write throughput
Solution Approach 2:
The memory device autonomously generates randomized bit sequences through its internal initialization circuit, eliminating the need for the controller to prepare and transfer dummy data. This self-service mechanism removes the overhead of dummy data transfer operations, maintaining maximum write speed and productivity
Data Source
AI summary
A data storage device may include a memory die. The memory die includes a memory and a latch. A method may include receiving a command corresponding to a write operation to write information to the memory. The method may further include loading a set of bits into the latch prior to receiving the information at the memory die. The set of bits includes at least a first bit having a first value and a second bit having a second value that is different than the first value. The method further includes receiving the information at the memory die and overwriting at least a portion of the set of bits at the latch with the information.