Latch-up Prevention Circuit for Memory Voltage Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional memory storage systems face challenges in dynamically controlling operational parameters such as power consumption and read/write speed, and in preventing transistor latch-up due to fluctuations in operational voltage signals.

Innovation Solution

The system selectively chooses among multiple operational voltage signals to configure memory devices, using voltage generator and selection circuitry to provide maximum or minimum voltage signals to control parameters and prevent latch-up by applying voltage to transistor bulk terminals, with dynamic adjustment to compensate for fluctuations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If voltage signals are dynamically adjusted to control power consumption and read/write speed, then operational efficiency is improved, but transistor latch-up may occur due to voltage fluctuations

Engineering Contradiction:
Improveoperational efficiencyVSAvoidtransistor latch-up prevention
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

A latch-up prevention circuit is introduced as an intermediary component between the voltage generator and the memory device. This circuit includes transistors configured to detect voltage fluctuations and block harmful voltage signals that could cause latch-up, while allowing beneficial voltage adjustments for performance optimization to pass through. The intermediary circuit thus resolves the contradiction by filtering voltage signals to prevent latch-up while maintaining operational efficiency.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The latch-up prevention circuit employs feedback mechanisms where transistors continuously monitor voltage signals and adjust their conduction state accordingly. When voltage fluctuations exceed safe thresholds, the feedback loop activates blocking transistors to prevent latch-up. This feedback system enables dynamic voltage control for performance while automatically preventing harmful conditions, resolving the contradiction between efficiency and reliability.

Inventive Principle:
Principle #23Feedback

2Adaptability or versatility

If multiple voltage signals are used to optimize operational parameters, then power consumption and speed control are improved, but system complexity increases

Engineering Contradiction:
Improveoperational parameter controlVSAvoidvoltage signal management
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The latch-up prevention circuit is designed with multi-functional transistors that serve multiple purposes: blocking harmful voltage signals, allowing beneficial voltage adjustments, and maintaining normal operation. This universal design enables the circuit to handle various voltage signal conditions with a single integrated structure, reducing overall system complexity while maintaining adaptability for optimizing multiple operational parameters.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent combines the latch-up prevention functionality with the existing voltage control infrastructure by integrating prevention transistors into the voltage signal path. Rather than adding separate complex protection systems, the design merges safety functions with operational control, using the same transistor network to both optimize performance and prevent latch-up, thereby managing complexity efficiently.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS11145335B2Latch-up prevention circuit for memory storage system
Publication Date: 2021.10.12 TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD
  • US11145335B2 patent drawing
  • US11145335B2 patent drawing
  • US11145335B2 patent drawing

AI summary

Various embodiments for configurable memory storage systems are disclosed. The configurable memory storages selectively choose an operational voltage signal from among multiple operational voltage signals to dynamically control various operational parameters. For example, the configurable memory storage systems selectively choose a maximum operational voltage signal from among the multiple operational voltage signals to maximize read/write speed. As another example, the configurable memory storage systems selectively choose a minimum operational voltage signal from among the multiple operational voltage signals to minimize power consumption. Moreover, the configurable memory storage systems selectively provide the maximum operational voltage signal to bulk (B) terminals of some of their transistors to prevent latch-up of these transistors. In some situations, the configurable memory storage systems can dynamically adjust the maximum operational voltage signal to compensate for fluctuations in the maximum operational voltage signal.