Layer-Specific Access Signal Compensation for Multi-Layer Memory
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional memory technologies face reliability issues due to parameter variations in semiconductor wafer processing, which are not effectively addressed by existing techniques, especially in advanced memory technologies like cross-point memory arrays with multiple layers.
Innovation Solution
The implementation of a system and method that generates layer-specific access signals using a characteristic adjuster to fine-tune signal characteristics for each memory layer, compensating for parameter variations by adjusting access signals based on delta values stored in a repository, allowing for enhanced controllability and improved memory device yield.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If conventional memory architectures with single-plane memory cells are used, then uniform formation of semiconductor structures is achieved, but parameter variations in multi-layer memory cannot be compensated
Solution Approach 1:
The patent divides the memory system into multiple layers (first layer and second layer) with separate memory cell arrays, allowing independent access signal generation and compensation for each layer. This segmentation enables tailored signal characteristics for each layer to compensate for parameter variations while maintaining overall system reliability.
Solution Approach 2:
The patent implements dynamic access signal generation where signal characteristics (voltage levels, pulse widths) are adjusted based on the specific layer being accessed. The system dynamically selects and applies layer-specific compensation parameters to maintain reliable operation across varying process conditions in multi-layer configurations.
2Manufacturing precision
If conventional techniques for improving memory operations are used, then single-layer memory performance is enhanced, but fine-tuning for multi-layer memory operations is not achieved
Solution Approach 1:
The patent introduces intermediary circuitry including access signal generators and characteristic adjusters that mediate between the control logic and the memory cell arrays. These intermediaries provide layer-specific signal conditioning and compensation, enabling precise control of each layer while managing complexity through modular signal generation pathways.
Solution Approach 2:
The patent systematically varies signal parameters (voltage amplitudes, pulse durations, timing characteristics) based on the target memory layer. Different parameter sets are applied to different layers to compensate for process variations, achieving fine-tuned operation precision without requiring complete system redesign.
3Device complexity
If uniform access signals are used for all memory layers, then signal generation is simplified, but parameter variations across layers cannot be compensated
Solution Approach 1:
The patent applies local quality by providing each memory layer with customized access signal characteristics tailored to its specific process variations. Each layer receives signals with locally optimized voltage levels and timing parameters, ensuring reliable operation despite variations across different layers while maintaining manageable system complexity through modular signal generation.
Data Source
AI summary
Embodiments of the invention relate generally to semiconductors and memory technology, and more particularly, to systems, integrated circuits, and methods to implement circuits configured to compensate for parameter variations in layers of memory by adjusting access signals during memory operations. In some embodiments, memory cells are based on third dimensional memory technology. In at least some embodiments, an integrated circuit includes multiple layers of memory, a layer including sub-layers of semiconductor material. The integrated circuit also includes an access signal generator configured to generate an access signal to facilitate an access operation, and a characteristic adjuster configured to adjust the access signal for each layer in the multiple layers of memory.