LBA Table Read Commands for Non-Contiguous Sequential Access

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Memory systems face reduced pre-reading performance and increased latency when accessing sequential data with non-contiguous logical address ranges, as existing prediction algorithms assume contiguous LBAs, leading to inefficiencies.

Innovation Solution

Incorporating an LBA table in an extra header segment of a read command to indicate non-contiguous logical address ranges, enabling improved pre-reading performance by optimizing the prediction algorithm.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If prediction algorithms assume contiguous LBAs for sequential data, then the algorithm complexity is reduced, but the accuracy of pre-reading predictions deteriorates when non-contiguous LBAs are used

Engineering Contradiction:
Improveprediction algorithm complexityVSAvoidpre-reading prediction accuracy
Core Design Contradiction:
Device complexityVSMeasurement precision

Solution Approach 1:

The patent segments the LBA address space into contiguous ranges and uses an LBA table to represent non-contiguous segments. This allows the prediction algorithm to handle complex non-contiguous patterns by breaking them down into manageable segments, improving accuracy without requiring the algorithm to process every individual LBA separately.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The LBA table acts as an intermediary data structure between the read command and the prediction algorithm. It translates the non-contiguous LBA references into a standardized format that the prediction algorithm can process efficiently, mediating between the complexity of non-contiguous addresses and the simplicity of the prediction mechanism.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Device complexity

If the memory system uses standard read commands without additional headers, then the command structure remains simple, but the ability to indicate non-contiguous LBA ranges is lost

Engineering Contradiction:
Improvecommand structure complexityVSAvoidcapability to access non-contiguous LBA ranges
Core Design Contradiction:
Device complexityVSAdaptability or versatility

Solution Approach 1:

The LBA table is prepared in advance as part of the read command structure, allowing the memory system to pre-identify and mark non-contiguous LBA ranges before the actual data read operation begins. This preliminary organization of address information enables efficient handling of non-contiguous accesses without complicating the overall command execution flow.

Inventive Principle:
Principle #10Preliminary action

3Adaptability or versatility

If sequential data is stored with non-contiguous logical addresses, then data flexibility and adaptability improve, but pre-reading performance and access speed deteriorate

Engineering Contradiction:
Improvedata storage flexibilityVSAvoidpre-reading access speed
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The patent introduces dynamic elements to the command structure through the LBA table, which can adapt to different LBA patterns. The table dynamically organizes non-contiguous LBA ranges into contiguous-like structures for the prediction algorithm, allowing the system to maintain high read speeds while supporting flexible non-contiguous data storage patterns.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS20260029960A1Logical address indications for accessing sequential data from a memory system
Publication Date: 2026.01.29 MICRON TECHNOLOGY INC
  • US20260029960A1 patent drawing
  • US20260029960A1 patent drawing
  • US20260029960A1 patent drawing

AI summary

Methods, systems, and devices for logical address indications for accessing sequential data from a memory system are described. The described techniques provide for a memory system to access sequential data associated with non-contiguous logical address ranges based on receiving a read command including information indicating the non-contiguous logical address ranges. For example, the read command may indicate the non-contiguous logical address ranges in an extra header segment (EHS) data field and the memory system may use the indication of the non-contiguous logical address ranges to improve access performance, such as by informing a pre-reading algorithm. In some examples, the memory system may identify that the EHS data field includes a logical address table based on one or more second fields of the read command, such as an EHS length field, an EHS type field, and an EHS sub-type field.