Large Block Synthesis Overlap Area Apportioning
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In integrated circuit (IC) design, traditional CPU blocks with fewer than 10,000 cells have limitations in performance compared to large block synthesis (LBS) blocks containing 20,000 to 500,000 cells, where peripheral regions often have lower utilization rates, necessitating improved methods to enhance resource allocation.
Innovation Solution
The method involves overlapping and apportioning resources between LBS blocks to create an overlap area, where a portion is allocated to each block, optimizing resource utilization by configuring internal and external interconnects for communication within and between blocks, thereby increasing peripheral region efficiency.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Productivity
If LBS blocks are used to increase computational performance, then productivity is improved, but device complexity increases due to larger block sizes (20,000 to 500,000 cells)
Solution Approach 1:
The patent divides the large LBS block into multiple smaller sub-blocks (e.g., first LBS block and second LBS block) that can be independently synthesized and then merged. This segmentation reduces the complexity of handling individual blocks while maintaining the overall computational performance benefits of large block synthesis.
Solution Approach 2:
The patent implements a hierarchical structure where smaller sub-blocks are nested within larger LBS blocks. The first LBS block contains a first sub-block and the second LBS block contains a second sub-block, allowing progressive integration from smaller units to larger functional blocks, thereby managing complexity through structured organization.
2Quantity of substance
If LBS blocks are overlapped to share perimeters, then resource utilization in peripheral regions is improved, but manufacturing precision requirements increase due to the need for accurate overlap area apportioning
Solution Approach 1:
The patent applies different resource allocation strategies to different regions of the overlap area. The first LBS block is allocated a first portion of the overlap area while the second LBS block is allocated a second portion, allowing each block to have optimized resource distribution in the shared peripheral region based on their specific functional requirements.
Solution Approach 2:
The patent performs preliminary apportioning of the overlap area before final synthesis. By pre-determining which portions of the overlap area belong to which LBS block, the patent establishes clear resource boundaries in advance, reducing the precision requirements during actual manufacturing and fabrication processes.
Data Source
AI summary
Respective large block synthesis (LBS) blocks of an integrated circuit (IC) are overlapped along a corner of each respective LBS block to form an overlap area having an area less than respective areas of respective LBS blocks that are overlapped. A first portion of the overlap area is allocated to a first LBS block and configured to be used by the first LBS block, and a second portion of the overlap area is allocated to a second LBS block and configured to be used by the second LBS block.


