Cascaded LC Tank Buffers for Low Phase Noise Clock Transmission

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional semiconductor buffer circuits for clock signal transmission over long distances face a trade-off between distance and power consumption, particularly in minimal power configurations, leading to significant power consumption and high phase noise.

Innovation Solution

A tunable buffer circuit using cascaded matched frequency window (MFW) tuned LC tank buffers, which includes transistors, inductors, and tunable capacitors to maintain low power and low phase noise over long distances by matching the center frequency and bandwidth of each buffer stage, ensuring high-speed and low-noise signal transmission.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Length of stationary object

If conventional CML buffer circuits are used for long-distance clock signal transmission, then signal transmission distance is extended, but power consumption increases significantly

Engineering Contradiction:
Improvetransmission distanceVSAvoidpower consumption
Core Design Contradiction:
Length of stationary objectVSUse of energy by moving object

Solution Approach 1:

The buffer circuit is divided into multiple cascaded stages, each operating at a lower power level. By segmenting the transmission path into multiple buffered stages with matched frequency windows, the signal can be transmitted over long distances without requiring each individual stage to operate at high power, thus reducing overall power consumption while maintaining signal integrity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The invention changes the operating parameters of the buffer circuit by using tuned LC tank circuits with specific center frequencies and bandwidths. By optimizing the Q-factor, inductance values, and capacitance values of each stage, the circuit achieves maximum signal transmission efficiency at the desired frequency, reducing power consumption for a given transmission distance.

Inventive Principle:
Principle #35Parameter changes

2Length of stationary object

If conventional buffer circuits are used for long-distance transmission, then signal transmission distance is extended, but phase noise increases

Engineering Contradiction:
Improvetransmission distanceVSAvoidphase noise
Core Design Contradiction:
Length of stationary objectVSObject-affected harmful factors

Solution Approach 1:

By dividing the transmission path into multiple cascaded buffer stages, each stage contributes minimally to phase noise accumulation. The segmentation allows for intermediate signal regeneration and frequency matching, preventing the exponential growth of phase noise that would occur in a single long-distance buffer stage.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The tuned LC tank circuits provide frequency-selective feedback that reinforces the fundamental clock frequency while attenuating noise components. This feedback mechanism actively suppresses phase noise at each stage, maintaining signal quality over long transmission distances.

Inventive Principle:
Principle #23Feedback

3Use of energy by moving object

If minimal power configuration is used, then power consumption is reduced, but transmission distance is limited

Engineering Contradiction:
Improvepower consumptionVSAvoidtransmission distance
Core Design Contradiction:
Use of energy by moving objectVSLength of stationary object

Solution Approach 1:

The buffer circuit uses dynamically tuned LC tank circuits that can be adjusted to match the frequency characteristics of each transmission stage. This dynamic tuning optimizes the signal transfer efficiency at each low-power stage, enabling extended transmission distance without increasing overall power consumption.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

By changing the operating parameters of each buffer stage to operate at optimal low-power points with matched frequency windows, the system achieves maximum transmission efficiency per unit power. The cascaded architecture with parameter-matched stages allows power-efficient long-distance transmission.

Inventive Principle:
Principle #35Parameter changes

4Adaptability or versatility

If conventional buffer circuits are used, then broadband signal transmission is achieved, but power consumption increases

Engineering Contradiction:
Improvebroadband capabilityVSAvoidpower consumption
Core Design Contradiction:
Adaptability or versatilityVSUse of energy by moving object

Solution Approach 1:

Instead of using broadband buffers across the entire frequency spectrum, the invention applies narrowband tuned LC tank circuits with specific center frequencies and bandwidths matched to the clock signal frequency. This local quality approach concentrates power efficiency at the required frequency while maintaining the ability to transmit broadband signals through cascaded stages.

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution enables efficient transmission of single-tone clock signals over long distances with low phase noise and low power consumption, maintaining high signal quality and signal-to-noise ratio by aligning frequency responses within a matched frequency window, suitable for applications like RF, VHF, and fiber optic networks.

Implementation Method 1

tuned LC tank buffers... matching the center frequency and bandwidth of each buffer stage... frequency responses within a matched frequency window

Methodology Applied
Scientific EffectResonance: Resonance

Data Source

PatentUS9030238B2Semiconductor device and method of cascading matched frequency window tuned LC tank buffers
Publication Date: 2015.05.12 SEMTECH CORP
  • US9030238B2 patent drawing
  • US9030238B2 patent drawing
  • US9030238B2 patent drawing

AI summary

A tunable buffer circuit has a first tunable buffer cell receiving an input signal. A first transmission line is coupled to the first tunable buffer cell. A second tunable buffer cell is coupled to the first transmission line. A center frequency and bandwidth of the second tunable buffer cell is matched to a center frequency and bandwidth of the first tunable buffer cell to achieve low phase noise with low power. Additional transmission lines and tunable buffer cells can be cascaded in the tunable buffer circuit. Each tunable buffer cell has first and second transistors including first and second conduction terminals and control terminal coupled for receiving the input signal. An inductor and tunable capacitor are coupled between the first conduction terminals of the first and second transistor. A digital signal adjusts the tunable buffer cells in response to an RSSI which monitors the output for proper signal strength.