LCD Data Line Polarity Inversion for High-Speed Frame Driving
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Liquid crystal display (LCD) panels experience image distortions such as greenish phenomena and vertical-line defects due to voltage variations during high-speed frame frequency driving, which affect display quality and motion blur reduction.
Innovation Solution
A method of driving the LCD panel by alternately outputting voltages of different polarities to specific data lines during frames, employing inversion techniques like two-dot, column, and frame inversion to minimize voltage variations and crosstalk, ensuring uniform luminance distribution and preventing afterimages in 3D images.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If the LCD panel is driven at high speed frame frequency to reduce motion blur, then motion clarity is improved, but image distortions such as greenish phenomena and vertical-line defects occur due to voltage variations
Solution Approach 1:
The patent applies voltage inversion techniques where the polarity of voltages applied to data lines is alternated between frames. Specifically, odd-numbered data lines receive inverted voltages during odd frames, while even-numbered data lines receive inverted voltages during even frames. This inversion approach counteracts the cumulative voltage variations that cause greenish phenomena and vertical-line defects, allowing high frame frequency operation while maintaining display quality.
Solution Approach 2:
The patent implements periodic voltage inversion at frame intervals to address voltage accumulation. By systematically inverting voltage polarities in a periodic manner across different frames and data line groups, the method prevents sustained voltage variations from causing image distortions, enabling stable high-speed display operation without compromising reliability.
2Productivity
If voltage is continuously applied to data lines during high-speed driving, then productivity is improved, but voltage variations cause crosstalk and display defects
Solution Approach 1:
The patent systematically inverts voltage polarities applied to data lines in an alternating frame pattern. Odd data lines receive inverted voltages during odd frames, while even data lines receive inverted voltages during even frames. This periodic inversion neutralizes cumulative voltage effects and reduces crosstalk between adjacent data lines, allowing continuous high-rate operation without generating harmful voltage variations.
Solution Approach 2:
The method employs periodic voltage inversion at each frame transition to prevent voltage accumulation. By regularly alternating the polarity of data line voltages in a structured pattern, the system maintains continuous operation at high frame rates while periodically canceling out voltage variations that would otherwise cause crosstalk and display defects.
3Speed
If the common voltage returns quickly to enable high frame rate, then speed is improved, but image distortions occur due to insufficient charging time
Solution Approach 1:
The patent applies voltage inversion to data lines rather than relying solely on common voltage return speed. By inverting the polarity of voltages on odd and even data lines alternately, the method compensates for insufficient charging time and prevents image distortions, allowing fast voltage transitions while maintaining luminance uniformity across the display panel.
Data Source
AI summary
In a method of driving a display panel, a voltage of a first polarity with respect to a reference voltage is outputted to an n-th data line and an (n+1)-th data line (‘n’ is a natural number), respectively, and a voltage of a second polarity with respect to the reference voltage is outputted to an (n+2)-th data line and an (n+3)-th data line, respectively, during an N-th frame (‘N’ is a natural number). Then, a voltage of the first polarity is outputted to the n-th data line, a voltage of the second polarity is outputted to the (n+1)-th data line and the (n+2)-th data line, respectively, and a voltage of the first polarity is outputted to the (n+3)-th data line, during an (N+1)-th frame.