LCD EEPROM Write Protection via Stable Voltage Control
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing liquid crystal display (LCD) devices face issues with maintaining a stable write protection function due to distorted power source voltage caused by noise and static electricity, leading to malfunction and unintended data alteration during operation.
Innovation Solution
The implementation of a liquid crystal display device with a power supply section that generates a stable drive voltage, ensuring the write protection terminal of the EEPROM maintains a high state, preventing write operations and thus protecting stored data from external noise and static electricity.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If the power source voltage is supplied to the write protection terminal to enable write operations during manufacturing, then the EEPROM can be programmed with initial data, but the write protection function is lost and data can be unintentionally altered during operation
Solution Approach 1:
The patent applies dynamics by making the write protection state changeable through voltage control. The write protection terminal transitions between high and low states based on the supplied voltage, allowing the system to dynamically switch between writable and read-only modes. This resolves the contradiction by enabling easy manufacturing programming while maintaining operational reliability through controlled state changes.
Solution Approach 2:
The patent changes the voltage parameter supplied to the write protection terminal to control EEPROM functionality. By monitoring voltage level (high or low), the system determines whether to enable write operations or maintain write protection. This parameter-based control allows the same hardware to serve both manufacturing and operational requirements without compromising data integrity during normal operation.
2Use of energy by moving object
If the power source voltage is distorted by noise and static electricity, then the voltage level becomes unstable, but this causes the write protection function to malfunction and data to be corrupted
Solution Approach 1:
The patent implements feedback by having the control logic continuously monitor the voltage level at the write protection terminal and adjust operations accordingly. When voltage distortion is detected, the system responds by maintaining write protection or ignoring write requests, thereby compensating for the unstable power supply and preventing data corruption while allowing normal operation under stable voltage conditions.
Solution Approach 2:
The patent applies beforehand cushioning by designing the write protection mechanism to be inherently resistant to voltage distortion. The high-level voltage state (indicating write protection) is maintained even when the power source experiences temporary distortion, creating a buffer that prevents noise and static electricity from compromising data integrity before they can cause harm.
3Reliability
If the write protection terminal is continuously supplied with high voltage to maintain write protection, then data integrity is protected during operation, but the ability to perform write operations during manufacturing is restricted
Solution Approach 1:
The patent applies preliminary action by establishing the write protection state before normal operation begins. The voltage control circuit is configured to automatically set the write protection terminal to high voltage level when entering operational mode, ensuring data integrity is protected in advance. This preliminary configuration allows the system to maintain security during operation while still permitting write operations during the manufacturing phase when voltage conditions are different.
Data Source
AI summary
A liquid crystal display device including a liquid crystal panel, a first printed circuit board attached to one side of the liquid crystal panel and including a mounted drive circuit configured to drive the liquid crystal display panel, a second printed circuit board including a mounted timing controller configured to supply a predetermined control signal and a predetermined data signal to the drive circuit and a mounted power supplying section configured to supply a predetermined voltage to the drive circuit, a flexible circuit board configured to supply the predetermined control signal, the predetermined data signal, and the predetermined voltage supplied from the second printed circuit board to the first printed circuit board, and a memory device mounted to the second printed circuit board. Further, the memory device is configured to perform a write protection function in response to a predetermined voltage supplied from an electrical passage via at least one of the flexible circuit board and the first printed circuit board.