TFT-LCD Gate Scanning Signal Compensation Circuit

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As TFT-LCDs increase in size and resolution, the RC time delay caused by the resistance and parasitic capacitance of gate and data signal lines leads to inefficiencies in charging pixels, resulting in unsatisfactory display quality and flickering due to longer charging times and voltage offsets.

Innovation Solution

A liquid crystal display driving device with a compensation circuit connected to the gate lines, which includes a redundant gate line and a compensation signal line, reduces voltage delay by compensating gate scanning signals, ensuring adequate charging time and uniformity of the signals.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Manufacturing precision

If TFT-LCD size and resolution are increased, then display quality and pixel density are improved, but RC time delay increases causing charging inefficiency and display flickering

Engineering Contradiction:
Improvedisplay qualityVSAvoidcharging time
Core Design Contradiction:
Manufacturing precisionVSLoss of time

Solution Approach 1:

The patent applies preliminary action by inserting a GOE (Gate Open Enable) slot before the gate scanning signal rises to the high level. This GOE slot provides advance notice to the pixel circuit, allowing it to prepare for charging by turning on the switching transistor in advance. This preliminary action compensates for the RC time delay caused by larger screen sizes and higher resolutions, ensuring that pixels have sufficient effective charging time without requiring longer overall scanning periods.

Inventive Principle:
Principle #10Preliminary action

2Loss of time

If gate scanning signal duration is extended to compensate for RC delay, then charging time is sufficient, but display flickering increases due to voltage offsets

Engineering Contradiction:
Improvecharging timeVSAvoiddisplay uniformity
Core Design Contradiction:
Loss of timeVSStability of the object's composition

Solution Approach 1:

The patent applies local quality by making the gate scanning signal characteristics position-dependent. Different portions of the gate scanning signal have different durations and voltage levels tailored to their specific location on the screen. Pixels at different positions (left, right, top, bottom) receive customized scanning signals that account for their local RC time delay characteristics, ensuring uniform charging performance and eliminating display flickering across the entire display area.

Inventive Principle:
Principle #3Local quality

3Reliability

If GOE slot width is increased to accommodate RC delay, then signal interference is avoided, but charging efficiency decreases

Engineering Contradiction:
Improvesignal integrityVSAvoidcharging efficiency
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The patent applies dynamics by making the GOE slot width and gate scanning signal parameters variable rather than fixed. The GOE slot width is dynamically adjusted based on the specific screen size, resolution, and measured RC time delay characteristics. This dynamic optimization ensures that the GOE slot is wide enough to prevent signal interference while minimizing its duration to preserve charging efficiency, adapting to different display configurations and requirements.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS8957839B2Liquid crystal display driving device and driving method of liquid crystal display driving device
Publication Date: 2015.02.17 BEIJING BOE OPTOELECTRONCIS TECH CO LTD
  • US8957839B2 patent drawing
  • US8957839B2 patent drawing
  • US8957839B2 patent drawing

AI summary

A liquid crystal display driving device, comprising a scanning driving unit; a data driving unit; gate lines; data lines; pixel regions defined by the gate lines and the data lines; and a compensation circuit connected to the gate lines, wherein the gate lines include gate scanning lines and a redundant gate line, the data lines includes data signal lines and a redundant data line, and the compensation circuit is used to compensate the gate scanning signals of the gate scanning lines, so as to reduce voltage delay over the gate scanning lines.