LCD Gate Driver Circuitry with Adjustable Current Driving Capacity
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional LCD gate driver ICs have a fixed driving capacity, which is inadequate for varying display panel loads, leading to increased gate delay times and inconsistent viewing quality, especially in high-resolution displays with different sizes or designs.
Innovation Solution
An LCD gate driver circuitry with a control circuit that adjusts driving current using parallel PMOS and NMOS switching elements, controlled by bias signals, allowing for selective activation of current booster stages to match the load requirements of different display panels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Loss of time
If the gate driver circuit uses a fixed driving capacity, then the circuit design is simple, but the gate delay time increases when driving large-capacity display panels
Solution Approach 1:
The gate driver circuit dynamically adjusts its driving capacity by selectively enabling or disabling current booster stages based on the actual load requirements. The circuit transitions from a fixed driving capacity to a variable driving capacity, allowing it to optimize performance for different display panel sizes and resolutions without requiring multiple dedicated hardware designs.
Solution Approach 2:
The gate driver circuit is segmented into multiple current booster stages, where each stage can be independently controlled. This segmentation allows the circuit to provide fine-grained adjustment of driving current by activating only the necessary number of booster stages, thereby reducing gate delay time for large panels while maintaining simplicity for smaller panels.
2Loss of time
If the gate driver circuit increases driving capacity, then the gate delay time is reduced, but the power consumption increases
Solution Approach 1:
The gate driver circuit applies partial action by activating only the necessary number of current booster stages required to drive the specific display panel load. Instead of always operating at maximum capacity, the circuit selectively enables booster stages based on actual needs, thereby reducing gate delay time when required while minimizing power consumption during normal operation.
3Adaptability or versatility
If the gate driver circuit uses excessive driving capacity, then the gate delay time is reduced, but the circuit cannot be used with smaller display panels
Solution Approach 1:
The gate driver circuit achieves adaptability across different display panel sizes by dynamically adjusting its driving capacity. The circuit can scale its current output up or down based on the connected panel's requirements, enabling a single circuit design to serve multiple applications from small to large displays without compromising performance or incurring unnecessary power consumption.
Solution Approach 2:
The gate driver circuit is designed with multi-functionality to accommodate various display panel types and sizes. By incorporating controllable current booster stages, the circuit can adapt its driving capacity to match different load requirements, making it a universal solution that replaces multiple dedicated driver circuits while maintaining optimal gate delay times for each application.
4Reliability
If the gate driver circuit uses fixed driving capacity, then the circuit design is simple, but the viewing quality becomes inconsistent across different panel sizes
Solution Approach 1:
The gate driver circuit ensures consistent viewing quality across different panel sizes by dynamically adjusting its driving capacity to match each panel's specific requirements. This dynamic adaptation guarantees that sufficient current is provided to charge pixel capacitance within the required time frame, regardless of panel size, thereby maintaining uniform display performance and viewing quality.
Data Source
AI summary
An LCD gate driver circuitry having a control circuit to adjust the driving current according to a bias control signal, wherein the control circuit comprises a plurality of PMOS switching elements connected in parallel and a plurality of NMOS switching elements connected in parallel. These switching elements form a plurality of PMOS/NMOS switching element pairs. Each of the pairs serves as a current booster stage in the gate driver circuitry. The “ON”/“OFF” state of each switching element pair is controlled by a separate bias signal so that the switching element pairs can be selectively turned on in order to adjust the driver current as needed. As such, the same gate driver circuitry can be used with different LCD panels.