LCD Gate Line Driving Method for Voltage Ripple Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Liquid crystal display (LCD) panels experience reliability issues due to voltage regulation ripples during the vertical blanking period, leading to increased load fluctuations and audible noise caused by capacitor vibrations.

Innovation Solution

Applying a gate signal of a gate-on level to at least one gate line during the vertical blanking period and providing data voltages of opposite polarities to maintain a stable load, with a polarity control signal swinging between high and low levels to prevent output current spikes and improve voltage regulation.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If the output end portion of the DC-to-DC converting part does not output the driving signal during the active period, then the load is relatively decreased, but the output current increases and voltage regulation ripples occur

Engineering Contradiction:
ImproveloadVSAvoidvoltage regulation
Core Design Contradiction:
Quantity of substanceVSReliability

Solution Approach 1:

The patent applies preliminary action by pre-charging the gate line during the vertical blanking period before the active period begins. This ensures that the gate line is already charged when the active period starts, preventing sudden current spikes and voltage regulation ripples while maintaining stable operation during the active period.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent implements periodic action by alternating between charging the gate line during the vertical blanking period and maintaining stable operation during the active period. This periodic charging pattern ensures continuous voltage regulation stability across frame periods, preventing ripples while managing load fluctuations systematically.

Inventive Principle:
Principle #19Periodic action

2Productivity

If the load of the output end portion fluctuates during the vertical blanking period, then the driving signal can be output, but voltage regulation ripples occur affecting capacitor stability

Engineering Contradiction:
Improvedriving signal outputVSAvoidvoltage stability
Core Design Contradiction:
ProductivityVSStability of the object's composition

Solution Approach 1:

The patent uses preliminary action by charging the gate line during the vertical blanking period before the active period. This pre-charging ensures that when the driving signal is output during the active period, the load fluctuation is minimized and voltage regulation ripples are prevented, maintaining both productivity and stability.

Inventive Principle:
Principle #10Preliminary action

3Loss of time

If the gate line is not charged during the vertical blanking period, then the active period can start, but the output current increases causing voltage regulation issues

Engineering Contradiction:
Improveframe period timingVSAvoidoutput current stability
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

The patent applies preliminary action by charging the gate line during the vertical blanking period before the active period begins. This ensures that when the active period starts, the gate line is already charged, preventing sudden increases in output current and maintaining reliability without delaying the frame period timing.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS9142174B2Method of driving a display panel and a display apparatus for performing the method
Publication Date: 2015.09.22 SAMSUNG DISPLAY CO LTD
  • US9142174B2 patent drawing
  • US9142174B2 patent drawing
  • US9142174B2 patent drawing

AI summary

A method of driving a display panel includes providing at least one gate line among a plurality of gate lines disposed in the display panel with a gate signal of a gate-on level during a vertical blanking period of a frame period and providing a data line disposed in the display panel with data voltages of a first polarity and a second polarity opposite to the first polarity during the vertical blanking period.