LCD Gate Driving Circuit Pulse Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Conventional gate driving technologies for liquid crystal displays (LCDs) face challenges in maintaining high image quality due to the need to shorten gate driving pulses, which can lead to variations in pixel luminance and image degradation caused by parasitic capacitance effects.
Innovation Solution
A novel gate driving method that generates non-overlapping gate driving pulses for adjacent gate lines, ensuring synchronized turning-on periods for pixels in the same row, thereby maintaining pulse width and reducing luminance variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If the width of gate driving pulses is shortened to achieve high resolution and high image quality, then the display resolution is improved, but the pixel charging capability deteriorates
Solution Approach 1:
The gate driving pulse is segmented into two distinct phases: a pre-charge period and a main driving period. The pre-charge period occurs before the main driving pulse and is dedicated to charging the pixel capacitance, while the main driving period transfers the data voltage. This segmentation allows sufficient charging time without extending the overall pulse width that would cause parasitic capacitance issues.
2Productivity
If the width of gate driving pulses is increased to improve pixel charging capability, then the charging performance is improved, but the display image quality deteriorates due to luminance variation
Solution Approach 1:
By separating the gate driving pulse into pre-charge and main driving periods, the invention achieves sufficient pixel charging without extending the overall pulse width. The pre-charge period handles the charging function while the main driving period maintains proper timing, thus avoiding the luminance variation problem caused by overlapping pulses.
Solution Approach 2:
The pre-charge period is implemented as a preliminary action before the main driving pulse. During this pre-charge period, the pixel capacitance is charged in advance, ensuring that when the main driving pulse arrives, the pixel is already prepared to receive the data voltage accurately, thereby improving charging capability without affecting image quality.
3Productivity
If two adjacent gate driving pulses are made to overlap to improve charging capability, then the pixel charging is improved, but the parasitic capacitance coupling effect worsens causing different luminance in adjacent pixels
Solution Approach 1:
The gate driving waveform is segmented into distinct pre-charge and main driving periods with clear temporal separation. This segmentation ensures that the pre-charge function is completed before the main driving pulse begins, preventing the parasitic capacitance coupling effect that occurs when pulses overlap, while still providing sufficient charging time.
Solution Approach 2:
The pre-charge period serves as a preliminary action that prepares the pixel capacitance before the main driving pulse arrives. This preliminary charging action eliminates the need for overlapping pulses, thereby preventing the harmful parasitic capacitance coupling effect between adjacent gate lines while ensuring adequate pixel charging.
Data Source
AI summary
In a liquid crystal display, a flat display and a gate driving method thereof, the flat display comprises first and second pixel rows, first to third gate lines and a gate driving circuit. The first gate line is for determining whether to turn on a portion of pixels in the first pixel row, the second gate line is for determining whether to turn on another portion of pixels in the first pixel row, and the third gate line is for determining whether to turn on a portion of the pixels in the second pixel row. The gate driving circuit is for providing first to third gate driving pulses to the first to third gate lines. The first and second gate driving pulses do not overlap with each other, and the third gate driving pulse partially overlaps with one of the first and second gate driving pulses.