Gate Driving Apparatus for LCD Using Shift Register Clock Signals

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The high manufacturing cost of liquid crystal displays (LCDs) due to the numerous data lines and data driving integrated circuits, which becomes more significant as resolution increases and panel size grows.

Innovation Solution

A gate driving apparatus and method that reduces the number of data lines and data driving integrated circuits by using a shift register with half-period and one-period clock signals, allowing for efficient generation and application of scanning pulses to the liquid crystal display panel, thereby reducing the need for multiple data lines and integrated circuits.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If the number of data lines and data driving integrated circuits is increased to support higher resolution displays, then the image quality and resolution are improved, but the manufacturing cost increases significantly

Engineering Contradiction:
Improvedisplay resolutionVSAvoidmanufacturing cost
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The gate driving circuit is designed to perform multiple functions: it generates scanning signals for gate lines and simultaneously generates data signals that can be applied to data lines. This multi-functionality allows the gate driving circuit to replace part of the data driving circuit functionality, reducing the overall number of driving circuits needed and lowering manufacturing costs while maintaining high resolution capability

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent combines the gate driving circuit and data driving circuit into a single integrated gate driving circuit. By merging these two previously separate functions into one circuit, the patent reduces the total number of integrated circuits required, thereby reducing manufacturing complexity and cost while supporting higher resolution displays

Inventive Principle:
Principle #5Merging (Combining)

2Productivity

If more data driving integrated circuits are used to drive additional data lines, then the data transmission capability is improved, but the device complexity increases

Engineering Contradiction:
Improvedata transmission capabilityVSAvoidnumber of integrated circuits
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The gate driving circuit is designed to perform multiple functions: it generates scanning signals for gate lines and simultaneously generates data signals that can be applied to data lines. This multi-functionality allows the gate driving circuit to replace part of the data driving circuit functionality, reducing the overall number of driving circuits needed and lowering manufacturing costs while maintaining high resolution capability

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent combines the gate driving circuit and data driving circuit into a single integrated gate driving circuit. By merging these two previously separate functions into one circuit, the patent reduces the total number of integrated circuits required, thereby reducing manufacturing complexity and cost while supporting higher resolution displays

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS7486268B2Gate driving apparatus and method for liquid crystal display
Publication Date: 2009.02.03 LG DISPLAY CO LTD
  • US7486268B2 patent drawing
  • US7486268B2 patent drawing
  • US7486268B2 patent drawing

AI summary

A gate driving apparatus for a liquid crystal display includes a shift register which is provided with first and second half-period clock signals having phases inverted with respect to each other and each having a pulse width of a half-period, first to fourth one-period clock signals having phases shifted sequentially and each having a pulse width of one period, a start pulse, a high-level supply voltage and a low-level supply voltage. The shift register generates a half-period output in response to the start pulse and the first and second half-period clock signals. The shift register also generates a one-period output at a half-period delay from an end time of the half-period output in response to any one of the first to fourth one-period clock signals.