Asymmetric Array Substrate Layout for Dense LCD Pixel Circuits

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

As pixel density increases in LCD panels, the risk of pixel circuits being interfered by signal crosstalk becomes greater, affecting the stability of the pixel circuits.

Innovation Solution

The array substrate design includes a unique arrangement of first and second signal lines with bent portions and electrodes, along with specific electrode configurations and capacitors, to minimize parasitic capacitance and stabilize voltage signals, thereby reducing signal interference.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If pixel density is increased in LCD panels, then display resolution is improved, but signal crosstalk between pixel circuits increases

Engineering Contradiction:
Improvedisplay resolutionVSAvoidsignal crosstalk
Core Design Contradiction:
Measurement precisionVSObject-affected harmful factors

Solution Approach 1:

The patent extracts and removes the parasitic capacitor from the pixel circuit structure by repositioning the electrode, eliminating the source of signal crosstalk while maintaining display resolution

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent introduces an intermediary capacitor connected to the pixel electrode to compensate for signal crosstalk effects, acting as a buffer to stabilize voltage signals in high-density pixel arrangements

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If pixel density is increased, then display resolution is improved, but stability of pixel circuits deteriorates

Engineering Contradiction:
Improvedisplay resolutionVSAvoidstability of pixel circuits
Core Design Contradiction:
Measurement precisionVSReliability

Solution Approach 1:

The patent introduces an intermediary capacitor connected to the pixel electrode to compensate for signal crosstalk effects, acting as a buffer to stabilize voltage signals in high-density pixel arrangements

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent changes the spatial parameter of the electrode position to create asymmetric distances, which modifies the electrical parameters (capacitance values) to achieve signal stabilization

Inventive Principle:
Principle #35Parameter changes

3Device complexity

If electrode is positioned symmetrically between signal lines, then layout simplicity is improved, but voltage signal stability deteriorates due to increased parasitic capacitance

Engineering Contradiction:
Improvelayout simplicityVSAvoidvoltage signal stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies asymmetry by positioning the electrode at different distances from adjacent signal lines, creating unequal parasitic capacitance values that compensate for signal crosstalk and stabilize voltage signals

Inventive Principle:
Principle #4Asymmetry

Solution Approach 2:

The patent applies local quality by creating non-uniform electrode positioning in specific regions where signal crosstalk occurs, optimizing electrical performance in affected areas without changing the overall layout structure

Inventive Principle:
Principle #3Local quality

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This design enhances the stability of pixel circuits at high pixel densities, improving display quality by reducing voltage fluctuations and maintaining consistent light transmittance and gray scale stability.

Implementation Method 1

a distance between at least the portion of the first electrode and the first portion in the first direction is not equal to a distance between the first electrode and the second portion in the first direction

Methodology Applied
Scientific EffectParasitic capacitance: Parasitic Capacitance

Data Source

PatentUS20250359334A1Array Substrate and Display Panel
Publication Date: 2025.11.20 BEIJING BOE TECH DEV CO LTD
  • US20250359334A1 patent drawing
  • US20250359334A1 patent drawing
  • US20250359334A1 patent drawing

AI summary

An array substrate includes a substrate, first electrodes, first signal lines and second signal lines. The first signal lines are arranged at intervals in a first direction, portions of a first signal line are bent in a second direction, and the first signal line includes first portions and second portions. A side of each pixel region is provided with a first portion of one first signal line, and another side of the pixel region is provided with a second portion of another first signal line; and a length of the first portion is greater than that of the second portion. In orthographic projections of the first electrode, the first portion and the second portion on the substrate, in the first direction, a distance between at least a portion of the first electrode and the first portion is not equal to a distance between the first electrode and the second portion.