LCD Reset Signal Circuit Using Zener Diode for Fast Voltage Rise

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing liquid crystal display (LCD) devices face issues with delayed reset signal sequencing and inability to remove induced voltage, leading to initialization errors and temperature-related deviations in the timing controller, which affects the display's operation and picture quality.

Innovation Solution

A reset signal generating unit is designed with a Zener diode, resistors, and a capacitor to rapidly rise the voltage level of the reset signal and remove induced voltage, eliminating the need for a bipolar junction transistor, thus stabilizing the timing controller's initialization and reducing temperature-related errors.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If a bipolar junction transistor is used in the reset signal generating unit, then the reset signal can be generated, but the voltage level rises slowly and temperature-related deviations occur

Engineering Contradiction:
Improvevoltage level rising speed of reset signalVSAvoidtemperature stability of reset signal
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The patent changes the key parameter from using a bipolar junction transistor to using a MOS transistor. This parameter change fundamentally alters the electrical characteristics of the reset signal generating unit, enabling fast voltage level rising speed while eliminating temperature-related deviations, as MOS transistors do not exhibit the temperature sensitivity inherent in bipolar junction transistors.

Inventive Principle:
Principle #35Parameter changes

2Reliability

If the reset signal sequence is delayed to initialize the timing controller, then initialization can be performed, but the induced voltage cannot be removed and operation errors occur

Engineering Contradiction:
Improveinitialization reliability of timing controllerVSAvoidinduced voltage accumulation
Core Design Contradiction:
ReliabilityVSObject-generated harmful factors

Solution Approach 1:

The patent applies preliminary action by generating the reset signal at a precisely controlled timing that precedes the timing controller's operation initialization. The reset signal is generated with a specific delay relative to the power supply voltage, ensuring that the timing controller is properly initialized before normal operation begins, while simultaneously preventing induced voltage accumulation through proper sequencing.

Inventive Principle:
Principle #10Preliminary action

3Stability of the object's composition

If the reset signal voltage level rises slowly, then circuit stability is maintained, but the timing controller cannot recognize the reset signal for initialization

Engineering Contradiction:
Improvecircuit stabilityVSAvoidreset signal recognition time
Core Design Contradiction:
Stability of the object's compositionVSLoss of time

Solution Approach 1:

The patent applies dynamics by using a MOS transistor that enables the voltage level to rise rapidly and dynamically. This dynamic voltage transition ensures that the reset signal can be quickly recognized by the timing controller within a short time window, while the overall circuit stability is maintained through proper design of the reset signal generating unit's other components and timing characteristics.

Inventive Principle:
Principle #15Dynamics

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

The solution ensures timely recognition of the reset signal for initialization, improves picture quality, and reduces operational errors due to temperature deviations, while also simplifying the device's design and reducing fabrication costs.

Implementation Method 1

A reset signal generating unit is designed with a Zener diode, resistors, and a capacitor to rapidly rise the voltage level of the reset signal

Methodology Applied
Scientific EffectZener breakdown: Avalanche Breakdown

Implementation Method 2

A reset signal generating unit is designed with a Zener diode, resistors, and a capacitor

Methodology Applied
Scientific EffectCapacitance: Capacitance

Data Source

PatentUS8390558B2Liquid crystal display
Publication Date: 2013.03.05 LG DISPLAY CO LTD
  • US8390558B2 patent drawing
  • US8390558B2 patent drawing
  • US8390558B2 patent drawing

AI summary

A liquid crystal display (LCD) device includes: a liquid crystal panel including gate lines and data lines crossing to define a plurality of pixels; a timing controller for generating a gate control signal and a data control signal for driving each pixel by using signals inputted from a system and realigning pixel data from the system to output the same; a gate driver for driving the gate lines by using the gate control signal; a data driver for supplying pixel data to a corresponding data line according to the gate control signal; and a reset signal generating unit for generating a reset signal upon receiving input power from the system, and supplying the reset signal to the timing controller, wherein the reset signal generating unit includes: a first resistor connected to an input power input terminal to which input power is applied from the system; a Zener diode having a cathode connected to the first resistor and forming a first node between the cathode and the first resistor; a second resistor connected between an anode of the Zener diode and a reset signal output terminal; a third resistor connected between the reset signal output terminal and a ground; and a capacitor connected between the first node and a ground.