LCD Shift Register Circuit Design for Signal Stability

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional shift registers for LCDs are prone to signal distortions and instability due to overlapping adjacent shift register signals, leading to potential display quality issues and high power consumption.

Innovation Solution

A shift register design featuring two clock transmission lines with inverse phase clock pulses, each stage including PMOS and NMOS transistors, and a common node for voltage management, allowing only one output circuit to be active at a time, reducing power consumption and preventing signal overlap.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If adjacent shift register units output low level signals simultaneously, then the circuit operation is simplified, but signal distortions occur between adjacent units leading to instability

Engineering Contradiction:
Improvecircuit operationVSAvoidsignal stability
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The patent applies preliminary anti-action by using the first clock pulse to pre-activate the output circuit before the second clock pulse arrives. This ensures that when the second clock pulse causes the output to go low, the output circuit is already active and can properly drive the signal, preventing distortion and instability that would occur if the output circuit were inactive during the low level period

Inventive Principle:
Principle #9Preliminary anti-action

2Device complexity

If the first voltage VDD is directly connected to the second voltage VSS, then the circuit structure is simplified, but power consumption and heat generation increase

Engineering Contradiction:
Improvecircuit structureVSAvoidpower consumption
Core Design Contradiction:
Device complexityVSUse of energy by moving object

Solution Approach 1:

The patent implements periodic action by using two clock pulses with specific timing: the first clock pulse periodically activates the output circuit, and the second clock pulse periodically drives the output signal. This periodic control ensures the output circuit is active only when needed (during high level output and transition periods), reducing continuous power consumption and heat generation while maintaining simplified circuit structure

Inventive Principle:
Principle #19Periodic action

Data Source

PatentUS7760845B2Shift register for a liquid crystal display
Publication Date: 2010.07.20 INNOLUX CORP
  • US7760845B2 patent drawing
  • US7760845B2 patent drawing
  • US7760845B2 patent drawing

AI summary

A shift register of the present disclosure switches on and off various transistors in order to reduce power consumption. A high input voltage source and a low input voltage source of the shift register are spaced apart from each other so as to reduce signal noise distortion between the voltage sources. The shift register may be employed in a liquid crystal display (LCD).