LCD Timing Controller Sub-Frame Driving for Motion Blur Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Motion image blur in hold-type display devices, such as active matrix liquid crystal displays (AMLCDs), persists due to slow liquid crystal response time and the sample-and-hold artifact, which prior solutions have not adequately addressed, particularly the sample-and-hold artifact, and often require complex and costly control mechanisms.
Innovation Solution
A driving method and apparatus for an LCD panel that includes a timing controller generating specific pulse signals to load and output image and black data, using source and gate drivers to insert black strips vertically in the displayed image, disrupting the sense of continuity and weakening the sample-and-hold artifact, thereby eliminating motion image blur.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If voltage overdrive is used to overcome slow liquid crystal response time and capacitance variance, then motion image blur is reduced, but sample-and-hold artifact persists and requires complex control mechanisms
Solution Approach 1:
The patent segments the display refresh process into multiple sub-frames within each frame period, with each sub-frame displaying different image data. This segmentation allows the liquid crystal to respond to multiple voltage transitions rather than holding a single voltage, thereby reducing motion blur and sample-and-hold artifacts without requiring complex external control mechanisms
Solution Approach 2:
The patent implements periodic voltage transitions within each frame period by displaying multiple sub-frames in sequence. This periodic action creates multiple sampling points during the liquid crystal response time, reducing the sample-and-hold effect and motion blur while maintaining compatibility with standard display controllers
2Object-generated harmful factors
If full-black image data is used to replace entire image data intermittently, then sample-and-hold artifact is weakened, but image brightness appears dark
Solution Approach 1:
Instead of replacing entire image data with full-black data, the patent applies local quality changes by displaying different sub-frames with varying image content. Each sub-frame contains relevant image data rather than uniform black data, thereby weakening the sample-and-hold artifact while preserving overall image brightness and quality
Solution Approach 2:
The patent uses partial action by inserting black data only in specific portions or during specific sub-frames rather than intermittently replacing entire image data. This partial application of black data is sufficient to disrupt the sample-and-hold effect while maintaining adequate overall image brightness
3Object-generated harmful factors
If complex control mechanisms are implemented to address sample-and-hold artifact, then motion image blur is reduced, but manufacturing cost and R&D cost increase
Solution Approach 1:
The patent makes the display system universal by implementing multi-frame driving that can be applied to various display sizes and resolutions without requiring specialized control mechanisms. The method works with standard liquid crystal materials and existing display controllers, reducing both R&D and manufacturing costs while effectively addressing motion image blur
Solution Approach 2:
The patent uses a simplified approach by copying and displaying multiple versions of image data (sub-frames) with different timing characteristics. This copying strategy allows the system to reduce motion blur through temporal multiplexing without requiring complex additional hardware or control mechanisms
Data Source
AI summary
A timing controller of an LCD panel is provided. The timing controller, for controlling a plurality of source drivers and a plurality of gate drivers of the LCD panel, includes a data processing module for generating a data signal carrying image data and black data, and a control signal generating module for generating a plurality of horizontal start signals, a first gate enable signal and a second gate enable signal. The horizontal start signals are for controlling the inputting of the data signals into the source drivers. The first and second gate enable signals correspond to different enable timings, and are selectively outputted to the gate drivers.