LDPC Bit-Group Interleaving for Lower BER in Symbol Mapping

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

There is a need for improved methods to support high decoding and receiving performance in digital broadcasting services, particularly in a multi-channel, wideband, and high-quality digital environment, where existing technologies fall short in providing efficient data transmission and reception.

Innovation Solution

A transmitting apparatus and method that employs LDPC encoding, interleaving, and modulation to efficiently map and transmit data, utilizing an encoder to generate LDPC codewords, an interleaver to rearrange bit groups, and a modulator to map these codewords onto modulation symbols, optimizing bit error rates and frame error rates through density evolution methods.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional transmission methods are used in digital broadcasting, then basic data transmission is achieved, but decoding and receiving performance is insufficient for high-quality multi-channel wideband services

Engineering Contradiction:
Improvedecoding and receiving performanceVSAvoidinterleaving structure complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The LDPC codeword is divided into multiple bit groups, and these bit groups are further divided into sub-bit groups. This segmentation allows for granular interleaving operations where bits within each sub-bit group are permuted independently, improving error resilience without requiring a completely complex system-wide reorganization

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces an intermediate structure where bit groups are first formed, then sub-bit groups are created within each bit group. This intermediate organization serves as a mediator that simplifies the overall interleaving process by breaking down the complex task of codeword-level interleaving into manageable sub-bit group level operations

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If bit groups are interleaved to improve error performance, then bit error rate and frame error rate are reduced, but the complexity of the interleaving process increases

Engineering Contradiction:
Improvebit error rate and frame error rateVSAvoidinterleaving process complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The interleaving process is segmented into two levels: first interleaving bit groups, then interleaving sub-bit groups within each bit group. This segmentation allows the system to achieve superior error performance through multi-level permutation while managing complexity by organizing the process into hierarchical stages rather than a single complex operation

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Different interleaving patterns and permutation schemes are applied to different sub-bit groups based on their specific characteristics and positions within the codeword. This local optimization allows each sub-bit group to be interleaved in the most effective manner for its particular error profile, improving overall performance without uniformly increasing complexity across the entire system

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS9634692B2Transmitting apparatus and interleaving method thereof
Publication Date: 2017.04.25 SAMSUNG ELECTRONICS CO LTD
  • US9634692B2 patent drawing
  • US9634692B2 patent drawing
  • US9634692B2 patent drawing

AI summary

A transmitting apparatus is provided. The transmitting apparatus includes: an encoder configured to generate a low-density parity check (LDPC) codeword by LDPC encoding of input bits based on a parity check matrix including information word bits and parity bits, the LDPC codeword including a plurality of bit groups each including a plurality of bits; an interleaver configured to interleave the LDPC codeword; and a modulator configured to map the interleaved LDPC codeword onto a modulation symbol, wherein the interleaver is further configured to interleave the LDPC codeword such that a bit included in a predetermined bit group from among the plurality of bit groups constituting the LDPC codeword onto a predetermined bit of the modulation symbol.